1 /******************************************************************************
\r
3 * Copyright (c) 2019 Intel.
\r
5 * Licensed under the Apache License, Version 2.0 (the "License");
\r
6 * you may not use this file except in compliance with the License.
\r
7 * You may obtain a copy of the License at
\r
9 * http://www.apache.org/licenses/LICENSE-2.0
\r
11 * Unless required by applicable law or agreed to in writing, software
\r
12 * distributed under the License is distributed on an "AS IS" BASIS,
\r
13 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
\r
14 * See the License for the specific language governing permissions and
\r
15 * limitations under the License.
\r
17 *******************************************************************************/
\r
20 * @brief This file has the System Debug Trace Logger (Mlog) Task IDs used by XRAN library
\r
21 * @file mlog_task_id.h
\r
22 * @ingroup group_lte_source_common
\r
23 * @author Intel Corporation
\r
26 #ifndef _XRAN_TASK_ID_H_
\r
27 #define _XRAN_TASK_ID_H_
\r
33 #define RESOURCE_CORE_0 0
\r
34 #define RESOURCE_CORE_1 1
\r
35 #define RESOURCE_CORE_2 2
\r
36 #define RESOURCE_CORE_3 3
\r
37 #define RESOURCE_CORE_4 4
\r
38 #define RESOURCE_CORE_5 5
\r
39 #define RESOURCE_CORE_6 6
\r
40 #define RESOURCE_CORE_7 7
\r
41 #define RESOURCE_CORE_8 8
\r
42 #define RESOURCE_CORE_9 9
\r
43 #define RESOURCE_CORE_10 10
\r
44 #define RESOURCE_CORE_11 11
\r
45 #define RESOURCE_CORE_12 12
\r
46 #define RESOURCE_CORE_13 13
\r
47 #define RESOURCE_CORE_14 14
\r
48 #define RESOURCE_CORE_15 15
\r
49 #define RESOURCE_CORE_16 16
\r
51 #define RESOURCE_IA_CORE 100
\r
53 //--------------------------------------------------------------------
\r
55 //--------------------------------------------------------------------
\r
57 //--------------------------------------------------------------------
\r
59 //--------------------------------------------------------------------
\r
60 #define PID_XRAN_BBDEV_DL_POLL 51
\r
61 #define PID_XRAN_BBDEV_DL_POLL_DISPATCH 52
\r
62 #define PID_XRAN_BBDEV_UL_POLL 53
\r
63 #define PID_XRAN_BBDEV_UL_POLL_DISPATCH 54
\r
65 #define PID_TTI_TIMER 2100
\r
66 #define PID_TTI_CB 2101
\r
68 #define PID_SYM_TIMER 2102
\r
69 #define PID_GNB_PROC_TIMING_TIMEOUT 2103
\r
71 #define PID_TIME_SYSTIME_POLL 2104
\r
72 #define PID_TIME_SYSTIME_STOP 2105
\r
73 #define PID_TIME_ARM_TIMER 2106
\r
76 #define PID_RADIO_FREQ_RX_PKT 2400
\r
77 #define PID_RADIO_RX_STOP 2401
\r
78 #define PID_RADIO_RX_UL_IQ 2402
\r
79 #define PID_RADIO_PRACH_PKT 2403
\r
80 #define PID_RADIO_FE_COMPRESS 2404
\r
81 #define PID_RADIO_FE_DECOMPRESS 2405
\r
82 #define PID_RADIO_TX_BYPASS_PROC 2406
\r
83 #define PID_RADIO_ETH_TX_BURST 2407
\r
84 #define PID_RADIO_TX_DL_IQ 2408
\r
85 #define PID_RADIO_RX_VALIDATE 2409
\r
87 #define PID_RADIO_RX_IRQ_ON 2410
\r
88 #define PID_RADIO_RX_IRQ_OFF 2411
\r
89 #define PID_RADIO_RX_EPOLL_WAIT 2412
\r
91 #define PID_RADIO_TX_LTEMODE_PROC 2413
\r
92 #define PID_RADIO_RX_LTEMODE_PROC 2414
\r
94 #define PID_RADIO_TX_PLAY_BACK_IQ 2415
\r
96 #define PID_PROCESS_TX_SYM 2416
\r
98 #define PID_CP_DL_CB 2500
\r
99 #define PID_CP_UL_CB 2501
\r
100 #define PID_UP_DL_CB 2502
\r
101 #define PID_SYM_OTA_CB 2503
\r
102 #define PID_TTI_CB_TO_PHY 2504
\r
103 #define PID_HALF_SLOT_CB_TO_PHY 2505
\r
104 #define PID_FULL_SLOT_CB_TO_PHY 2506
\r
105 #define PID_UP_UL_HALF_DEAD_LINE_CB 2507
\r
106 #define PID_UP_UL_FULL_DEAD_LINE_CB 2508
\r
108 #define PID_PROCESS_UP_PKT 2600
\r
109 #define PID_PROCESS_CP_PKT 2700
\r
116 #endif /* _XRAN_TASK_ID_H_ */
\r