Code Review
/
o-du
/
phy.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
review
|
tree
raw
|
inline
| side by side
* INTC Contribution to the O-RAN F Release for O-DU Low
[o-du/phy.git]
/
fhi_lib
/
app
/
usecase
/
cat_b
/
mu1_100mhz
/
101
/
config_file_o_ru.dat
diff --git
a/fhi_lib/app/usecase/cat_b/mu1_100mhz/101/config_file_o_ru.dat
b/fhi_lib/app/usecase/cat_b/mu1_100mhz/101/config_file_o_ru.dat
index
f053898
..
f6c147f
100644
(file)
--- a/
fhi_lib/app/usecase/cat_b/mu1_100mhz/101/config_file_o_ru.dat
+++ b/
fhi_lib/app/usecase/cat_b/mu1_100mhz/101/config_file_o_ru.dat
@@
-63,15
+63,22
@@
MTUSize=9600 #maximum transmission unit (MTU) is the size of the largest protoco
Gps_Alpha=0 #alpha and beta value as in section 9.7.2 of ORAN spec
Gps_Beta=0
Gps_Alpha=0 #alpha and beta value as in section 9.7.2 of ORAN spec
Gps_Beta=0
-ioCore=10
-systemCore=10
-pktProcCore=10
-pktAuxCore=10
-timingCore=11
-llsCUMac=00:11:22:33:44:66 # asigned MAC of O-DU VF
-ruMac=00:11:22:33:44:55 # O-RU VF for O-RU app
-
-numSlots=10 #number of slots per IQ files
+ioCore=15 # core id
+ioWorker=0x800000000 # mask 0-no workers
+
+# Eth 0
+duMac0=00:11:22:33:44:66 # asigned MAC of O-DU VF
+ruMac0=00:11:22:33:44:55 # O-RU VF for O-RU app
+duMac1=00:11:22:33:44:66 # asigned MAC of O-DU VF
+ruMac1=00:11:22:33:44:55 # O-RU VF for O-RU app
+
+# Eth 1
+duMac2=00:11:22:33:44:77 # asigned MAC of O-DU VF
+ruMac2=00:11:22:33:44:44 # O-RU VF for O-RU app
+duMac3=00:11:22:33:44:77 # asigned MAC of O-DU VF
+ruMac3=00:11:22:33:44:44 # O-RU VF for O-RU app
+
+numSlots=20 #number of slots per IQ files
antC0=./usecase/cat_b/mu1_100mhz/ant_0.bin #CC0
antC1=./usecase/cat_b/mu1_100mhz/ant_1.bin #CC0
antC2=./usecase/cat_b/mu1_100mhz/ant_2.bin #CC0
antC0=./usecase/cat_b/mu1_100mhz/ant_0.bin #CC0
antC1=./usecase/cat_b/mu1_100mhz/ant_1.bin #CC0
antC2=./usecase/cat_b/mu1_100mhz/ant_2.bin #CC0
@@
-106,11
+113,14
@@
antPrachC13=./usecase/cat_b/mu1_100mhz/ant_5.bin #CC3
antPrachC14=./usecase/cat_b/mu1_100mhz/ant_6.bin #CC3
antPrachC15=./usecase/cat_b/mu1_100mhz/ant_7.bin #CC3
antPrachC14=./usecase/cat_b/mu1_100mhz/ant_6.bin #CC3
antPrachC15=./usecase/cat_b/mu1_100mhz/ant_7.bin #CC3
-rachE
an
ble=0 # Enable (1)| disable (0) PRACH configuration
+rachE
na
ble=0 # Enable (1)| disable (0) PRACH configuration
prachConfigIndex=189
prachConfigIndex=189
-srsEanble=1 # Enable (1)| disable (0) SRS
-srsSym=8192 # (1<<13) symbol used for SRS (def: sym 13)
+srsEnable=1 # Enable (1)| disable (0) SRS
+srsSym=4 # deprecated
+srsSlot=3 # scheduled SRS slot within TDD period
+srsNdmOffset=3 # delay offset to start NDM SRS U-Plane
+srsNdmTxDuration=4 # TX duration for NDM SRTS U-Plane (numberof of symbols)
antSrsC0=./usecase/cat_b/mu1_100mhz/ant_0.bin
antSrsC1=./usecase/cat_b/mu1_100mhz/ant_1.bin
antSrsC0=./usecase/cat_b/mu1_100mhz/ant_0.bin
antSrsC1=./usecase/cat_b/mu1_100mhz/ant_1.bin
@@
-152,15
+162,20
@@
antSrsC31=./usecase/cat_b/mu1_100mhz/ant_7.bin
##Section Settings
DynamicSectionEna=1 # 1 - enable dynamic section allocation 0 - static sections all RBs are used
##Section Settings
DynamicSectionEna=1 # 1 - enable dynamic section allocation 0 - static sections all RBs are used
-nPrbElemDl=
1
-#nRBStart, nRBSize, nStartSymb, numSymb, nBeamIndex, bf_weight_update, compMethod, iqWidth, BeamFormingType
+nPrbElemDl=
2
+#nRBStart, nRBSize, nStartSymb, numSymb, nBeamIndex, bf_weight_update, compMethod, iqWidth, BeamFormingType
, Scalefactor, REMask
# weight base beams
# weight base beams
-PrbElemDl0=0,90,0,14,1,1,1,9,1
+PrbElemDl0=0,64,0,14,0,1,4,3,1,5064,4095
+PrbElemDl1=64,26,0,14,1,1,4,3,1,5064,4095
-nPrbElemUl=
1
+nPrbElemUl=
2
#nRBStart, nRBSize, nStartSymb, numSymb, nBeamIndex, bf_weight_update, compMethod, iqWidth, BeamFormingType
# weight base beams
#nRBStart, nRBSize, nStartSymb, numSymb, nBeamIndex, bf_weight_update, compMethod, iqWidth, BeamFormingType
# weight base beams
-PrbElemUl0=0,90,0,14,1,1,1,9,1
+PrbElemUl0=0,64,0,14,0,1,1,9,1
+PrbElemUl1=64,26,0,14,1,1,1,9,1
+
+nPrbElemSrs=1
+PrbElemSrs0=0,273,13,1,0,0,1,9,0
###########################################################
###########################################################