Code Review
/
o-du
/
phy.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
review
|
tree
raw
|
inline
| side by side
* INTC Contribution to the O-RAN F Release for O-DU Low
[o-du/phy.git]
/
fhi_lib
/
app
/
usecase
/
cat_b
/
mu1_100mhz
/
107
/
config_file_o_du.dat
diff --git
a/fhi_lib/app/usecase/cat_b/mu1_100mhz/107/config_file_o_du.dat
b/fhi_lib/app/usecase/cat_b/mu1_100mhz/107/config_file_o_du.dat
index
0c37790
..
0b650c9
100644
(file)
--- a/
fhi_lib/app/usecase/cat_b/mu1_100mhz/107/config_file_o_du.dat
+++ b/
fhi_lib/app/usecase/cat_b/mu1_100mhz/107/config_file_o_du.dat
@@
-124,11
+124,14
@@
UlBfwUe13=./usecase/cat_b/mu1_100mhz/ul_bfw_ue_5.bin #UE5 weights for TRX ante
UlBfwUe14=./usecase/cat_b/mu1_100mhz/ul_bfw_ue_6.bin #UE6 weights for TRX antennas [antElmTRx x numRBs x slot points]
UlBfwUe15=./usecase/cat_b/mu1_100mhz/ul_bfw_ue_7.bin #UE7 weights for TRX antennas [antElmTRx x numRBs x slot points]
UlBfwUe14=./usecase/cat_b/mu1_100mhz/ul_bfw_ue_6.bin #UE6 weights for TRX antennas [antElmTRx x numRBs x slot points]
UlBfwUe15=./usecase/cat_b/mu1_100mhz/ul_bfw_ue_7.bin #UE7 weights for TRX antennas [antElmTRx x numRBs x slot points]
-rachE
an
ble=0 # Enable (1)| disable (0) PRACH configuration
+rachE
na
ble=0 # Enable (1)| disable (0) PRACH configuration
prachConfigIndex=189
prachConfigIndex=189
-srsEanble=1 # Enable (1)| disable (0) SRS
-srsSym=8192 # (1<<13) symbol used for SRS (def: sym 13)
+srsEnable=1 # Enable (1)| disable (0) SRS
+srsSym=4 # deprecated
+srsSlot=3 # scheduled SRS slot within TDD period
+srsNdmOffset=3 # delay offset to start NDM SRS U-Plane
+srsNdmTxDuration=4 # TX duration for NDM SRTS U-Plane (numberof of symbols)
#DL PRB / % Used RBs UL PRB / % Used RBs
#33% 90 33% 90
#DL PRB / % Used RBs UL PRB / % Used RBs
#33% 90 33% 90
@@
-161,6
+164,9
@@
ExtBfwUl0=10,3,0,0,9,1
ExtBfwUl1=10,3,0,0,9,1
ExtBfwUl2=10,3,0,0,9,1
ExtBfwUl1=10,3,0,0,9,1
ExtBfwUl2=10,3,0,0,9,1
+nPrbElemSrs=1
+PrbElemSrs0=0,273,13,1,0,0,1,9,0
+
###########################################################
## control of IQ byte order
###########################################################
## control of IQ byte order