1 #######################################################################
\r
5 #######################################################################
\r
7 # This is simple configuration file. Use '#' sign for comments
\r
8 instanceId=1 # 0,1,2,... in case more than 1 application started on the same system
\r
9 appMode=1 # lls-CU(0) | RU(1)
\r
10 xranMode=0 # Category A (0) (precoder in lls-CU) | Category B (1) (precoder in RU)
\r
11 ccNum=6 # Number of Componnent Carriers (CC) per ETH port with XRAN protocol (default:1 max: 12)
\r
12 antNum=4 # Number of Antennas per CC (default: 4)
\r
15 mu=0 #15Khz Sub Carrier Spacing
\r
16 ttiPeriod=1000 # in us TTI period (15Khz default 1000us)
\r
17 nDLAbsFrePointA=2645460 #nAbsFrePointA - Abs Freq Point A of the Carrier Center Frequency for in KHz Value: 450000->52600000
\r
18 nULAbsFrePointA=2525460 #nAbsFrePointA - Abs Freq Point A of the Carrier Center Frequency for in KHz Value: 450000->52600000
\r
19 nDLBandwidth=20 #Carrier bandwidth for in MHz. Value: 5->400
\r
20 nULBandwidth=20 #Carrier bandwidth for in MHz. Value: 5->400
\r
24 nFrameDuplexType=0 # 0 - FDD 1 - TDD
\r
25 nTddPeriod=0 #TDD priod e.g. DDDS 4
\r
27 MTUSize=9600 #maximum transmission unit (MTU) is the size of the largest protocol data unit (PDU) that can be communicated in a single
\r
28 #xRAN network layer transaction. supported 1500 bytes and 9600 bytes (Jumbo Frame)
\r
29 Gps_Alpha=0 #alpha and beta value as in section 9.7.2 of ORAN spec
\r
34 llsCUMac=00:11:22:33:44:77 # asigned MAC of lls-CU VF
\r
35 #llsCUMac=3c:fd:fe:a8:e0:70 #lls-CU PF for tcpdump
\r
36 ruMac=00:11:22:33:44:44 #RU VF for RU app
\r
38 numSlots=20 #number of slots per IQ files
\r
40 #antC0=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
41 #antC1=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
42 #antC2=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
43 #antC3=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
45 antC0=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
46 antC1=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
47 antC2=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
48 antC3=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
50 antC4=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
51 antC5=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
52 antC6=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
53 antC7=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
55 antC8=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
56 antC9=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
57 antC10=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
58 antC11=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
60 antC12=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
61 antC13=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
62 antC14=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
63 antC15=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
65 antC16=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
66 antC17=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
67 antC18=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
68 antC19=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
70 antC20=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
71 antC21=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
72 antC22=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
73 antC23=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
75 antC24=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
76 antC25=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
77 antC26=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
78 antC27=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
80 antC28=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
81 antC29=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
82 antC30=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
83 antC31=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
85 antC32=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
86 antC33=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
87 antC34=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
88 antC35=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
90 antC36=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
91 antC37=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
92 antC38=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
93 antC39=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
95 antC40=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
96 antC41=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
97 antC42=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
98 antC43=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
100 antC44=../usecase/mu0_20mhz/12/uliq0.bin #CC0
\r
101 antC45=../usecase/mu0_20mhz/12/uliq1.bin #CC0
\r
102 antC46=../usecase/mu0_20mhz/12/uliq2.bin #CC0
\r
103 antC47=../usecase/mu0_20mhz/12/uliq3.bin #CC0
\r
106 #antC0=../usecase/mu0_20mhz/12/ant_0.bin #CC0
\r
107 #antC1=../usecase/mu0_20mhz/12/ant_1.bin #CC0
\r
108 #antC2=../usecase/mu0_20mhz/12/ant_2.bin #CC0
\r
109 #antC3=../usecase/mu0_20mhz/12/ant_3.bin #CC0
\r
111 #antC0=../usecase/mu0_20mhz/12/ant_0.bin #CC0
\r
112 #antC1=../usecase/mu0_20mhz/12/ant_0.bin #CC0
\r
113 #antC2=../usecase/mu0_20mhz/12/ant_0.bin #CC0
\r
114 #antC3=../usecase/mu0_20mhz/12/ant_0.bin #CC0
\r
116 #antC4=../usecase/mu0_20mhz/12/ant_4.bin #CC1
\r
117 #antC5=../usecase/mu0_20mhz/12/ant_5.bin #CC1
\r
118 #antC6=../usecase/mu0_20mhz/12/ant_6.bin #CC1
\r
119 #antC7=../usecase/mu0_20mhz/12/ant_7.bin #CC1
\r
120 #antC8=../usecase/mu0_20mhz/12/ant_8.bin #CC2
\r
121 #antC9=../usecase/mu0_20mhz/12/ant_9.bin #CC2
\r
122 #antC10=../usecase/mu0_20mhz/12/ant_10.bin #CC2
\r
123 #antC11=../usecase/mu0_20mhz/12/ant_11.bin #CC2
\r
124 #antC12=../usecase/mu0_20mhz/12/ant_12.bin #CC3
\r
125 #antC13=../usecase/mu0_20mhz/12/ant_13.bin #CC3
\r
126 #antC14=../usecase/mu0_20mhz/12/ant_14.bin #CC3
\r
127 #antC15=../usecase/mu0_20mhz/12/ant_15.bin #CC3
\r
128 #antC16=../usecase/mu0_20mhz/12/ant_0.bin #CC4
\r
129 #antC17=../usecase/mu0_20mhz/12/ant_1.bin #CC4
\r
130 #antC18=../usecase/mu0_20mhz/12/ant_2.bin #CC4
\r
131 #antC19=../usecase/mu0_20mhz/12/ant_3.bin #CC4
\r
132 #antC20=../usecase/mu0_20mhz/12/ant_4.bin #CC5
\r
133 #antC21=../usecase/mu0_20mhz/12/ant_5.bin #CC5
\r
134 #antC22=../usecase/mu0_20mhz/12/ant_6.bin #CC5
\r
135 #antC23=../usecase/mu0_20mhz/12/ant_7.bin #CC5
\r
136 #antC24=../usecase/mu0_20mhz/12/ant_8.bin #CC6
\r
137 #antC25=../usecase/mu0_20mhz/12/ant_9.bin #CC6
\r
138 #antC26=../usecase/mu0_20mhz/12/ant_10.bin #CC6
\r
139 #antC27=../usecase/mu0_20mhz/12/ant_11.bin #CC6
\r
140 #antC28=../usecase/mu0_20mhz/12/ant_12.bin #CC7
\r
141 #antC29=../usecase/mu0_20mhz/12/ant_13.bin #CC7
\r
142 #antC30=../usecase/mu0_20mhz/12/ant_14.bin #CC7
\r
143 #antC31=../usecase/mu0_20mhz/12/ant_15.bin #CC7
\r
144 #antC32=../usecase/mu0_20mhz/12/ant_0.bin #CC8
\r
145 #antC33=../usecase/mu0_20mhz/12/ant_1.bin #CC8
\r
146 #antC34=../usecase/mu0_20mhz/12/ant_2.bin #CC8
\r
147 #antC35=../usecase/mu0_20mhz/12/ant_3.bin #CC8
\r
148 #antC36=../usecase/mu0_20mhz/12/ant_4.bin #CC9
\r
149 #antC37=../usecase/mu0_20mhz/12/ant_5.bin #CC9
\r
150 #antC38=../usecase/mu0_20mhz/12/ant_6.bin #CC9
\r
151 #antC39=../usecase/mu0_20mhz/12/ant_7.bin #CC9
\r
152 #antC40=../usecase/mu0_20mhz/12/ant_8.bin #CC10
\r
153 #antC41=../usecase/mu0_20mhz/12/ant_9.bin #CC10
\r
154 #antC42=../usecase/mu0_20mhz/12/ant_10.bin #CC10
\r
155 #antC43=../usecase/mu0_20mhz/12/ant_11.bin #CC10
\r
156 #antC44=../usecase/mu0_20mhz/12/ant_12.bin #CC11
\r
157 #antC45=../usecase/mu0_20mhz/12/ant_13.bin #CC11
\r
158 #antC46=../usecase/mu0_20mhz/12/ant_14.bin #CC11
\r
159 #antC47=../usecase/mu0_20mhz/12/ant_15.bin #CC11
\r
161 rachEanble=0 # Enable (1)| disable (0) PRACH configuration
\r
162 prachConfigIndex=189 # PRACH config index as per TS36.211 - Table 5.7.1-2 : PRACH Configuration Index
\r
164 antPrachC0=../usecase/mu0_20mhz/12/ant_0.bin
\r
165 antPrachC1=../usecase/mu0_20mhz/12/ant_1.bin
\r
166 antPrachC2=../usecase/mu0_20mhz/12/ant_2.bin
\r
167 antPrachC3=../usecase/mu0_20mhz/12/ant_3.bin
\r
168 antPrachC4=../usecase/mu0_20mhz/12/ant_4.bin
\r
169 antPrachC5=../usecase/mu0_20mhz/12/ant_5.bin
\r
170 antPrachC6=../usecase/mu0_20mhz/12/ant_6.bin
\r
171 antPrachC7=../usecase/mu0_20mhz/12/ant_7.bin
\r
172 antPrachC8=../usecase/mu0_20mhz/12/ant_8.bin
\r
173 antPrachC9=../usecase/mu0_20mhz/12/ant_9.bin
\r
174 antPrachC10=../usecase/mu0_20mhz/12/ant_10.bin
\r
175 antPrachC11=../usecase/mu0_20mhz/12/ant_11.bin
\r
176 antPrachC12=../usecase/mu0_20mhz/12/ant_12.bin
\r
177 antPrachC13=../usecase/mu0_20mhz/12/ant_13.bin
\r
178 antPrachC14=../usecase/mu0_20mhz/12/ant_14.bin
\r
179 antPrachC15=../usecase/mu0_20mhz/12/ant_15.bin
\r
180 antPrachC16=../usecase/mu0_20mhz/12/ant_0.bin
\r
181 antPrachC17=../usecase/mu0_20mhz/12/ant_1.bin
\r
182 antPrachC18=../usecase/mu0_20mhz/12/ant_2.bin
\r
183 antPrachC19=../usecase/mu0_20mhz/12/ant_3.bin
\r
184 antPrachC20=../usecase/mu0_20mhz/12/ant_4.bin
\r
185 antPrachC21=../usecase/mu0_20mhz/12/ant_5.bin
\r
186 antPrachC22=../usecase/mu0_20mhz/12/ant_6.bin
\r
187 antPrachC23=../usecase/mu0_20mhz/12/ant_7.bin
\r
188 antPrachC24=../usecase/mu0_20mhz/12/ant_8.bin
\r
189 antPrachC25=../usecase/mu0_20mhz/12/ant_9.bin
\r
190 antPrachC26=../usecase/mu0_20mhz/12/ant_10.bin
\r
191 antPrachC27=../usecase/mu0_20mhz/12/ant_11.bin
\r
192 antPrachC28=../usecase/mu0_20mhz/12/ant_12.bin
\r
193 antPrachC29=../usecase/mu0_20mhz/12/ant_13.bin
\r
194 antPrachC30=../usecase/mu0_20mhz/12/ant_14.bin
\r
195 antPrachC31=../usecase/mu0_20mhz/12/ant_15.bin
\r
196 antPrachC32=../usecase/mu0_20mhz/12/ant_0.bin
\r
197 antPrachC33=../usecase/mu0_20mhz/12/ant_1.bin
\r
198 antPrachC34=../usecase/mu0_20mhz/12/ant_2.bin
\r
199 antPrachC35=../usecase/mu0_20mhz/12/ant_3.bin
\r
200 antPrachC36=../usecase/mu0_20mhz/12/ant_4.bin
\r
201 antPrachC37=../usecase/mu0_20mhz/12/ant_5.bin
\r
202 antPrachC38=../usecase/mu0_20mhz/12/ant_6.bin
\r
203 antPrachC39=../usecase/mu0_20mhz/12/ant_7.bin
\r
204 antPrachC40=../usecase/mu0_20mhz/12/ant_8.bin
\r
205 antPrachC41=../usecase/mu0_20mhz/12/ant_9.bin
\r
206 antPrachC42=../usecase/mu0_20mhz/12/ant_10.bin
\r
207 antPrachC43=../usecase/mu0_20mhz/12/ant_11.bin
\r
208 antPrachC44=../usecase/mu0_20mhz/12/ant_12.bin
\r
209 antPrachC45=../usecase/mu0_20mhz/12/ant_13.bin
\r
210 antPrachC46=../usecase/mu0_20mhz/12/ant_14.bin
\r
211 antPrachC47=../usecase/mu0_20mhz/12/ant_15.bin
\r
214 ## control of IQ byte order
\r
215 iqswap=0 #do swap of IQ before send buffer to eth
\r
216 nebyteorderswap=1 #do swap of byte order for each I and Q from CPU byte order to network byte order
\r
219 debugStop=0 #stop app on 1pps boundary (gps_second % 30)
\r
220 debugStopCount=0 #if this value is >0 then stop app after x transmission packets, otherwise app will stop at 1pps boundary
\r
222 CPenable=0 #(1) C-Plane is enabled| (0) C-Plane is disabled
\r
223 c_plane_vlan_tag=1 #VLAN Tag used for C-Plane
\r
224 u_plane_vlan_tag=2 #VLAN Tag used for U-Plane
\r
227 Tadv_cp_dl=25 #in us TODO: update per RU implementation
\r
228 #C-Plane messages must arrive at the RU some amount of time in advance (Tcp_adv_dl) of the corresponding U-Plane messages
\r
230 #Reception Window C-plane DL
\r
231 T2a_min_cp_dl=400 #in us
\r
232 T2a_max_cp_dl=1120 #in us
\r
234 #Reception Window C-plane UL
\r
235 T2a_min_cp_ul=400 #in us
\r
236 T2a_max_cp_ul=1120 #in us
\r
238 #Reception Window U-plane
\r
239 T2a_min_up=200 # in us
\r
240 T2a_max_up=1120 # in us
\r
242 #Transmission Window
\r
246 ###########################################################
\r
249 #Transmission Window Fast C-plane DL
\r
253 ##Transmission Window Fast C-plane UL
\r
258 ##Transmission Window
\r
265 ###########################################################
\r