Code Review
/
sim
/
a1-interface.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
review
|
tree
raw
| inline |
side by side
Little corrections in simulator
[sim/a1-interface.git]
/
near-rt-ric-simulator
/
src
/
STD_1.1.3
/
main.py
diff --git
a/near-rt-ric-simulator/src/STD_1.1.3/main.py
b/near-rt-ric-simulator/src/STD_1.1.3/main.py
index
18798ab
..
83aaf4a
100644
(file)
--- a/
near-rt-ric-simulator/src/STD_1.1.3/main.py
+++ b/
near-rt-ric-simulator/src/STD_1.1.3/main.py
@@
-86,7
+86,7
@@
def forcedelay():
#Set status and reason
-#/status?policyid=<policyid>&status=<status>[reason=<reason>]
+#/status?policyid=<policyid>&status=<status>[
&
reason=<reason>]
@app.route('/status', methods=['PUT'])
def setstatus():