1 /*******************************************************************************
2 ################################################################################
3 # Copyright (c) [2017-2019] [Radisys] #
5 # Licensed under the Apache License, Version 2.0 (the "License"); #
6 # you may not use this file except in compliance with the License. #
7 # You may obtain a copy of the License at #
9 # http://www.apache.org/licenses/LICENSE-2.0 #
11 # Unless required by applicable law or agreed to in writing, software #
12 # distributed under the License is distributed on an "AS IS" BASIS, #
13 # WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. #
14 # See the License for the specific language governing permissions and #
15 # limitations under the License. #
16 ################################################################################
17 *******************************************************************************/
19 /************************************************************************
25 Desc: C source code for scheduler fucntions
29 **********************************************************************/
32 @brief This file implements the schedulers main access to MAC layer code.
34 #include "common_def.h"
35 #include "du_app_mac_inf.h"
40 #include "rg_sch_inf.h"
43 #include "tfu.x" /* TFU types */
44 #include "lrg.x" /* layer management typedefs for MAC */
45 #include "rgr.x" /* layer management typedefs for MAC */
46 #include "rg_sch_inf.x" /* typedefs for Scheduler */
47 #include "mac_sch_interface.h"
49 #include "sch_utils.h"
51 #include "sch_slice_based.h"
54 * @brief Task Initiation function.
58 * Function : schActvInit
60 * This function is supplied as one of parameters during MAC's
61 * task registration. MAC will invoke this function once, after
62 * it creates and attaches this TAPA Task to a system task.
64 * @param[in] Ent Entity, the entity ID of this task.
65 * @param[in] Inst Inst, the instance ID of this task.
66 * @param[in] Region Region, the region ID registered for memory
68 * @param[in] Reason Reason.
72 uint8_t schActvInit(Ent entity, Inst instId, Region region, Reason reason)
74 Inst inst = (instId - SCH_INST_START);
76 /* Initialize the MAC TskInit structure to zero */
77 memset ((uint8_t *)&schCb[inst], 0, sizeof(schCb));
79 /* Initialize the MAC TskInit with received values */
80 schCb[inst].schInit.ent = entity;
81 schCb[inst].schInit.inst = inst;
82 schCb[inst].schInit.region = region;
83 schCb[inst].schInit.pool = 0;
84 schCb[inst].schInit.reason = reason;
85 schCb[inst].schInit.cfgDone = FALSE;
86 schCb[inst].schInit.acnt = FALSE;
87 schCb[inst].schInit.usta = FALSE;
88 schCb[inst].schInit.trc = FALSE;
89 schCb[inst].schInit.procId = ODU_GET_PROCID();
95 * @brief Scheduler All Apis initialized.
99 * Function : schAllApisInit
101 * This function initializes all Scheduler APIs/functionality for each kind
104 * @param[in] Inst inst, the Scheduler instance
107 void schAllApisInit(Inst inst)
109 schFcfsAllApisInit(&schCb[inst].allApis[SCH_FCFS]);
110 schSliceBasedAllApisInit(&schCb[inst].allApis[SCH_SLICE_BASED]);
114 * @brief Scheduler instance Configuration Handler.
118 * Function : SchInstCfg
120 * This function in called by SchProcGenCfgReq(). It handles the
121 * general configurations of the scheduler instance. Returns
122 * reason for success/failure of this function.
124 * @param[in] RgCfg *cfg, the Configuaration information
126 * -# LCM_REASON_NOT_APPL
127 * -# LCM_REASON_INVALID_MSGTYPE
128 * -# LCM_REASON_MEM_NOAVAIL
130 uint8_t SchInstCfg(RgCfg *cfg, Inst dInst)
132 uint16_t ret = LCM_REASON_NOT_APPL;
133 Inst inst = (dInst - SCH_INST_START);
135 DU_LOG("\nDEBUG --> SCH : Entered SchInstCfg()");
136 /* Check if Instance Configuration is done already */
137 if (schCb[inst].schInit.cfgDone == TRUE)
139 return LCM_REASON_INVALID_MSGTYPE;
141 /* Update the Pst structure for LM interface */
142 memcpy(&schCb[inst].schInit.lmPst, &cfg->s.schInstCfg.genCfg.lmPst, sizeof(Pst));
144 schCb[inst].schInit.inst = inst;
145 schCb[inst].schInit.lmPst.srcProcId = schCb[inst].schInit.procId;
146 schCb[inst].schInit.lmPst.srcEnt = schCb[inst].schInit.ent;
147 schCb[inst].schInit.lmPst.srcInst = schCb[inst].schInit.inst +
149 schCb[inst].schInit.lmPst.event = EVTNONE;
151 schCb[inst].schInit.region = cfg->s.schInstCfg.genCfg.mem.region;
152 schCb[inst].schInit.pool = cfg->s.schInstCfg.genCfg.mem.pool;
153 schCb[inst].genCfg.tmrRes = cfg->s.schInstCfg.genCfg.tmrRes;
155 schCb[inst].genCfg.forceCntrlSrbBoOnPCel = cfg->s.schInstCfg.genCfg.forceCntrlSrbBoOnPCel;
156 schCb[inst].genCfg.isSCellActDeactAlgoEnable = cfg->s.schInstCfg.genCfg.isSCellActDeactAlgoEnable;
158 schCb[inst].genCfg.startCellId = cfg->s.schInstCfg.genCfg.startCellId;
160 /* Initialzie the timer queue */
161 memset(&schCb[inst].tmrTq, 0, sizeof(CmTqType) * SCH_TQ_SIZE);
162 /* Initialize the timer control point */
163 memset(&schCb[inst].tmrTqCp, 0, sizeof(CmTqCp));
164 schCb[inst].tmrTqCp.tmrLen = RGSCH_TQ_SIZE;
166 /* SS_MT_TMR needs to be enabled as schActvTmr needs instance information */
167 /* Timer Registration request to system services */
168 if (ODU_REG_TMR_MT(schCb[inst].schInit.ent, dInst, (int)schCb[inst].genCfg.tmrRes, schActvTmr) != ROK)
170 DU_LOG("\nERROR --> SCH : SchInstCfg(): Failed to "
172 return (LCM_REASON_MEM_NOAVAIL);
175 /* Set Config done in TskInit */
176 schCb[inst].schInit.cfgDone = TRUE;
177 DU_LOG("\nINFO --> SCH : Scheduler gen config done");
179 schAllApisInit(inst);
184 * @brief Layer Manager Configuration request handler.
188 * Function : SchProcGenCfgReq
190 * This function handles the configuration
191 * request received at scheduler instance from the Layer Manager.
192 * -# Based on the cfg->hdr.elmId.elmnt value it invokes one of the
193 * functions rgHdlGenCfg() or rgHdlSapCfg().
194 * -# Invokes RgMiLrgSchCfgCfm() to send back the confirmation to the LM.
196 * @param[in] Pst *pst, the post structure
197 * @param[in] RgMngmt *cfg, the configuration parameter's structure
201 uint8_t SchProcGenCfgReq(Pst *pst, RgMngmt *cfg)
203 uint8_t ret = LCM_PRIM_OK;
204 uint16_t reason = LCM_REASON_NOT_APPL;
208 if(pst->dstInst < SCH_INST_START)
210 DU_LOG("\nERROR --> SCH : Invalid inst ID");
211 DU_LOG("\nERROR --> SCH : SchProcGenCfgReq(): "
212 "pst->dstInst=%d SCH_INST_START=%d", pst->dstInst,SCH_INST_START);
215 DU_LOG("\nINFO --> SCH : Received scheduler gen config");
216 /* Fill the post structure for sending the confirmation */
217 memset(&cfmPst, 0 , sizeof(Pst));
218 SchFillCfmPst(pst, &cfmPst, cfg);
220 memset(&cfm, 0, sizeof(RgMngmt));
227 cfm.hdr.elmId.elmnt = cfg->hdr.elmId.elmnt;
228 switch(cfg->hdr.elmId.elmnt)
231 reason = SchInstCfg(&cfg->t.cfg,pst->dstInst );
235 reason = LCM_REASON_INVALID_ELMNT;
236 DU_LOG("\nERROR --> SCH : Invalid Elmnt=%d", cfg->hdr.elmId.elmnt);
240 if (reason != LCM_REASON_NOT_APPL)
245 cfm.cfm.status = ret;
246 cfm.cfm.reason = reason;
248 SchSendCfgCfm(&cfmPst, &cfm);
249 /* SCH_FREE(pst->region, pst->pool, (Data *)cfg, sizeof(RgMngmt)); */
252 }/*-- SchProcGenCfgReq --*/
256 *@brief Returns TDD periodicity in micro seconds
260 * Function : schGetPeriodicityInMsec
262 * This API retunrs TDD periodicity in micro seconds
264 * @param[in] DlUlTxPeriodicity
265 * @return periodicityInMsec
268 uint16_t schGetPeriodicityInMsec(DlUlTxPeriodicity tddPeriod)
270 uint16_t periodicityInMsec = 0;
273 case TX_PRDCTY_MS_0P5:
275 periodicityInMsec = 500;
278 case TX_PRDCTY_MS_0P625:
280 periodicityInMsec = 625;
285 periodicityInMsec = 1000;
288 case TX_PRDCTY_MS_1P25:
290 periodicityInMsec = 1250;
295 periodicityInMsec = 2000;
298 case TX_PRDCTY_MS_2P5:
300 periodicityInMsec = 2500;
305 periodicityInMsec = 5000;
308 case TX_PRDCTY_MS_10:
310 periodicityInMsec = 10000;
315 DU_LOG("\nERROR --> SCH : Invalid DlUlTxPeriodicity:%d", tddPeriod);
319 return periodicityInMsec;
323 *@brief Fills the slotCfg from CellCfg
327 * Function : schFillSlotConfig
329 * This API Fills the slotCfg from CellCfg
331 * @param[in] SchCellCb *cell, TDDCfg tddCfg
334 void schFillSlotConfig(SchCellCb *cell, TDDCfg tddCfg)
336 uint8_t slotIdx = 0, symbolIdx = 0;
338 for(slotIdx =0 ;slotIdx < MAX_TDD_PERIODICITY_SLOTS; slotIdx++)
340 for(symbolIdx = 0; symbolIdx < MAX_SYMB_PER_SLOT; symbolIdx++)
342 /*Fill Full-DL Slots as well as DL symbols ini 1st Flexi Slo*/
343 if(slotIdx < tddCfg.nrOfDlSlots || \
344 (slotIdx == tddCfg.nrOfDlSlots && symbolIdx < tddCfg.nrOfDlSymbols))
346 cell->slotCfg[slotIdx][symbolIdx] = DL_SYMBOL;
349 /*Fill Full-FLEXI SLOT and as well as Flexi Symbols in 1 slot preceding FULL-UL slot*/
350 else if(slotIdx < (MAX_TDD_PERIODICITY_SLOTS - tddCfg.nrOfUlSlots -1) || \
351 (slotIdx == (MAX_TDD_PERIODICITY_SLOTS - tddCfg.nrOfUlSlots -1) && \
352 symbolIdx < (MAX_SYMB_PER_SLOT - tddCfg.nrOfUlSymbols)))
354 cell->slotCfg[slotIdx][symbolIdx] = FLEXI_SYMBOL;
356 /*Fill Partial UL symbols and Full-UL slot*/
359 cell->slotCfg[slotIdx][symbolIdx] = UL_SYMBOL;
366 * @brief init TDD slot config
370 * Function : schInitTddSlotCfg
372 * This API is invoked after receiving schCellCfg
374 * @param[in] schCellCb *cell
375 * @param[in] SchCellCfg *schCellCfg
378 void schInitTddSlotCfg(SchCellCb *cell, SchCellCfg *schCellCfg)
380 uint16_t periodicityInMicroSec = 0;
381 int8_t slotIdx, symbIdx;
383 periodicityInMicroSec = schGetPeriodicityInMsec(schCellCfg->tddCfg.tddPeriod);
384 cell->numSlotsInPeriodicity = (periodicityInMicroSec * pow(2, schCellCfg->numerology))/1000;
385 cell->slotFrmtBitMap = 0;
386 schFillSlotConfig(cell, schCellCfg->tddCfg);
387 for(slotIdx = cell->numSlotsInPeriodicity-1; slotIdx >= 0; slotIdx--)
390 /* If the first and last symbol are the same, the entire slot is the same type */
391 if((cell->slotCfg[slotIdx][symbIdx] == cell->slotCfg[slotIdx][MAX_SYMB_PER_SLOT-1]) &&
392 cell->slotCfg[slotIdx][symbIdx] != FLEXI_SYMBOL)
394 switch(cell->slotCfg[slotIdx][symbIdx])
398 /*BitMap to be set to 00 */
399 cell->slotFrmtBitMap = (cell->slotFrmtBitMap<<2);
404 /*BitMap to be set to 01 */
405 cell->slotFrmtBitMap = ((cell->slotFrmtBitMap<<2) | (UL_SLOT));
409 DU_LOG("\nERROR --> SCH : Invalid slot Config in schInitTddSlotCfg");
413 /* slot config is flexible. First set slotBitMap to 10 */
414 cell->slotFrmtBitMap = ((cell->slotFrmtBitMap<<2) | (FLEXI_SLOT));
420 * @brief Fill SSB start symbol
424 * Function : fillSsbStartSymb
426 * This API stores SSB start index per beam
428 * @param[in] SchCellCb *cellCb
433 void fillSsbStartSymb(SchCellCb *cellCb)
435 uint8_t cnt, scs, symbIdx, ssbStartSymbArr[SCH_MAX_SSB_BEAM];
437 scs = cellCb->cellCfg.scsCommon;
439 memset(ssbStartSymbArr, 0, sizeof(SCH_MAX_SSB_BEAM));
441 /* Determine value of "n" based on Section 4.1 of 3GPP TS 38.213 */
446 if(cellCb->cellCfg.ssbFrequency <= 300000)
447 cnt = 2;/* n = 0, 1 */
449 cnt = 4; /* n = 0, 1, 2, 3 */
450 for(uint8_t idx=0; idx<cnt; idx++)
452 /* start symbol determined using {2, 8} + 14n */
453 ssbStartSymbArr[symbIdx++] = 2 + MAX_SYMB_PER_SLOT*idx;
454 ssbStartSymbArr[symbIdx++] = 8 + MAX_SYMB_PER_SLOT*idx;
460 if(cellCb->cellCfg.ssbFrequency <= 300000)
463 cnt = 2; /* n = 0, 1 */
464 for(uint8_t idx=0; idx<cnt; idx++)
466 /* start symbol determined using {4, 8, 16, 20} + 28n */
467 ssbStartSymbArr[symbIdx++] = 4 + MAX_SYMB_PER_SLOT*idx;
468 ssbStartSymbArr[symbIdx++] = 8 + MAX_SYMB_PER_SLOT*idx;
469 ssbStartSymbArr[symbIdx++] = 16 + MAX_SYMB_PER_SLOT*idx;
470 ssbStartSymbArr[symbIdx++] = 20 + MAX_SYMB_PER_SLOT*idx;
475 DU_LOG("\nERROR --> SCH : SCS %d is currently not supported", scs);
477 memset(cellCb->ssbStartSymbArr, 0, sizeof(SCH_MAX_SSB_BEAM));
478 memcpy(cellCb->ssbStartSymbArr, ssbStartSymbArr, SCH_MAX_SSB_BEAM);
483 * @brief init cellCb based on cellCfg
487 * Function : schInitCellCb
489 * This API is invoked after receiving schCellCfg
491 * @param[in] schCellCb *cell
492 * @param[in] SchCellCfg *schCellCfg
497 uint8_t schInitCellCb(Inst inst, SchCellCfg *schCellCfg)
499 SchCellCb *cell= NULLP;
500 SCH_ALLOC(cell, sizeof(SchCellCb));
503 DU_LOG("\nERROR --> SCH : Memory allocation failed in schInitCellCb");
507 cell->cellId = schCellCfg->cellId;
508 cell->instIdx = inst;
509 switch(schCellCfg->numerology)
511 case SCH_NUMEROLOGY_0:
513 cell->numSlots = SCH_MU0_NUM_SLOTS;
516 case SCH_NUMEROLOGY_1:
518 cell->numSlots = SCH_MU1_NUM_SLOTS;
521 case SCH_NUMEROLOGY_2:
523 cell->numSlots = SCH_MU2_NUM_SLOTS;
526 case SCH_NUMEROLOGY_3:
528 cell->numSlots = SCH_MU3_NUM_SLOTS;
531 case SCH_NUMEROLOGY_4:
533 cell->numSlots = SCH_MU4_NUM_SLOTS;
537 DU_LOG("\nERROR --> SCH : Numerology %d not supported", schCellCfg->numerology);
540 schInitTddSlotCfg(cell, schCellCfg);
543 SCH_ALLOC(cell->schDlSlotInfo, cell->numSlots * sizeof(SchDlSlotInfo*));
544 if(!cell->schDlSlotInfo)
546 DU_LOG("\nERROR --> SCH : Memory allocation failed in schInitCellCb for schDlSlotInfo");
550 SCH_ALLOC(cell->schUlSlotInfo, cell->numSlots * sizeof(SchUlSlotInfo*));
551 if(!cell->schUlSlotInfo)
553 DU_LOG("\nERROR --> SCH : Memory allocation failed in schInitCellCb for schUlSlotInfo");
557 for(uint8_t idx=0; idx<cell->numSlots; idx++)
559 SchDlSlotInfo *schDlSlotInfo;
560 SchUlSlotInfo *schUlSlotInfo;
563 SCH_ALLOC(schDlSlotInfo, sizeof(SchDlSlotInfo));
566 DU_LOG("\nERROR --> SCH : Memory allocation failed in schInitCellCb");
571 SCH_ALLOC(schUlSlotInfo, sizeof(SchUlSlotInfo));
574 DU_LOG("\nERROR --> SCH : Memory allocation failed in schInitCellCb");
578 schInitDlSlot(schDlSlotInfo);
579 schInitUlSlot(schUlSlotInfo);
581 cell->schDlSlotInfo[idx] = schDlSlotInfo;
582 cell->schUlSlotInfo[idx] = schUlSlotInfo;
585 cell->firstSsbTransmitted = false;
586 cell->firstSib1Transmitted = false;
587 fillSsbStartSymb(cell);
590 memset(cell->drxCb, 0, MAX_DRX_SIZE*sizeof(SchDrxCb));
592 schCb[inst].cells[inst] = cell;
594 DU_LOG("\nINFO --> SCH : Cell init completed for cellId:%d", cell->cellId);
600 * @brief Fill SIB1 configuration
604 * Function : fillSchSib1Cfg
606 * Fill SIB1 configuration
608 * @param[in] uint8_t bandwidth : total available bandwidth
609 * uint8_t numSlots : total slots per SFN
610 * SchSib1Cfg *sib1SchCfg : cfg to be filled
611 * uint16_t pci : physical cell Id
612 * uint8_t offsetPointA : offset
615 uint8_t fillSchSib1Cfg(uint8_t mu, uint8_t bandwidth, uint8_t numSlots,SchPdcchConfigSib1 *pdcchCfgSib1,\
616 SchSib1Cfg *sib1SchCfg, uint16_t pci, uint8_t offsetPointA, uint16_t sib1PduLen)
618 uint8_t coreset0Idx = 0;
619 uint8_t searchSpace0Idx = 0;
620 //uint8_t ssbMuxPattern = 0;
622 uint8_t numSymbols = 0;
625 //uint8_t numSearchSpacePerSlot = 0;
627 uint8_t firstSymbol = 0; /* need to calculate using formula mentioned in 38.213 */
628 uint8_t slotIndex = 0;
629 uint8_t FreqDomainResource[FREQ_DOM_RSRC_SIZE] = {0};
636 pdcch = &(sib1SchCfg->sib1PdcchCfg);
637 bwp = &(sib1SchCfg->bwp);
639 coreset0Idx = pdcchCfgSib1->coresetZeroIndex;
640 searchSpace0Idx = pdcchCfgSib1->searchSpaceZeroIndex;
642 /* derive the sib1 coreset0 params from table 13-1 spec 38.213 */
643 //ssbMuxPattern = coresetIdxTable[coreset0Idx][0];
644 numRbs = coresetIdxTable[coreset0Idx][1];
645 numSymbols = coresetIdxTable[coreset0Idx][2];
646 offset = coresetIdxTable[coreset0Idx][3];
648 /* derive the search space params from table 13-11 spec 38.213 */
649 oValue = searchSpaceIdxTable[searchSpace0Idx][0];
650 //numSearchSpacePerSlot = searchSpaceIdxTable[searchSpace0Idx][1];
651 mValue = searchSpaceIdxTable[searchSpace0Idx][2];
652 firstSymbol = searchSpaceIdxTable[searchSpace0Idx][3];
654 /* calculate the n0, need to add the formulae, as of now the value is 0
655 * Need to add the even and odd values of i during configuration
656 * [(O . 2^u + i . M ) ] mod numSlotsPerSubframe
657 * assuming u = 0, i = 0, numSlotsPerSubframe = 10
658 * Also, from this configuration, coreset0 is only on even subframe */
659 slotIndex = (int)((oValue*pow(2, mu)) + floor(ssbIdx*mValue))%numSlots;
660 sib1SchCfg->n0 = slotIndex;
665 case BANDWIDTH_20MHZ:
667 bwp->freqAlloc.numPrb = TOTAL_PRB_20MHZ_MU0;
670 case BANDWIDTH_100MHZ:
672 bwp->freqAlloc.numPrb = TOTAL_PRB_100MHZ_MU1;
676 DU_LOG("\nERROR --> SCH : Bandwidth %d not supported", bandwidth);
679 bwp->freqAlloc.startPrb = 0;
680 bwp->subcarrierSpacing = 0; /* 15Khz */
681 bwp->cyclicPrefix = 0; /* normal */
683 /* fill the PDCCH PDU */
684 pdcch->coresetCfg.coreSetSize = numRbs;
685 pdcch->coresetCfg.startSymbolIndex = firstSymbol;
686 pdcch->coresetCfg.durationSymbols = numSymbols;
688 /* Fill Bitmap for PRBs in coreset */
689 fillCoresetFeqDomAllocMap(((offsetPointA-offset)/6), (numRbs/6), FreqDomainResource);
690 covertFreqDomRsrcMapToIAPIFormat(FreqDomainResource, pdcch->coresetCfg.freqDomainResource);
692 pdcch->coresetCfg.cceRegMappingType = 1; /* coreset0 is always interleaved */
693 pdcch->coresetCfg.regBundleSize = 6; /* spec-38.211 sec 7.3.2.2 */
694 pdcch->coresetCfg.interleaverSize = 2; /* spec-38.211 sec 7.3.2.2 */
695 pdcch->coresetCfg.coreSetType = 0;
696 pdcch->coresetCfg.shiftIndex = pci;
697 pdcch->coresetCfg.precoderGranularity = 0; /* sameAsRegBundle */
699 pdcch->dci.rnti = SI_RNTI;
700 pdcch->dci.scramblingId = pci;
701 pdcch->dci.scramblingRnti = 0;
702 pdcch->dci.cceIndex = 0;
703 pdcch->dci.aggregLevel = 4;
704 pdcch->dci.beamPdcchInfo.numPrgs = 1;
705 pdcch->dci.beamPdcchInfo.prgSize = 1;
706 pdcch->dci.beamPdcchInfo.digBfInterfaces = 0;
707 pdcch->dci.beamPdcchInfo.prg[0].pmIdx = 0;
708 pdcch->dci.beamPdcchInfo.prg[0].beamIdx[0] = 0;
709 pdcch->dci.txPdcchPower.beta_pdcch_1_0= 0;
710 pdcch->dci.txPdcchPower.powerControlOffsetSS = 0;
711 /* Storing pdschCfg pointer here. Required to access pdsch config while
712 fillig up pdcch pdu */
713 pdsch = &pdcch->dci.pdschCfg;
715 /* fill the PDSCH PDU */
717 pdsch->pduBitmap = 0; /* PTRS and CBG params are excluded */
718 pdsch->rnti = 0xFFFF; /* SI-RNTI */
720 pdsch->numCodewords = 1;
721 for(cwCount = 0; cwCount < pdsch->numCodewords; cwCount++)
723 pdsch->codeword[cwCount].targetCodeRate = 308;
724 pdsch->codeword[cwCount].qamModOrder = 2;
725 pdsch->codeword[cwCount].mcsIndex = DEFAULT_MCS;
726 pdsch->codeword[cwCount].mcsTable = 0; /* notqam256 */
727 pdsch->codeword[cwCount].rvIndex = 0;
728 tbSize = schCalcTbSize(sib1PduLen + TX_PAYLOAD_HDR_LEN);
729 pdsch->codeword[cwCount].tbSize = tbSize;
731 pdsch->dataScramblingId = pci;
732 pdsch->numLayers = 1;
733 pdsch->transmissionScheme = 0;
735 pdsch->dmrs.dlDmrsSymbPos = DL_DMRS_SYMBOL_POS;
736 pdsch->dmrs.dmrsConfigType = 0; /* type-1 */
737 pdsch->dmrs.dlDmrsScramblingId = pci;
738 pdsch->dmrs.scid = 0;
739 pdsch->dmrs.numDmrsCdmGrpsNoData = 1;
740 pdsch->dmrs.dmrsPorts = 0x0001;
741 pdsch->dmrs.mappingType = DMRS_MAP_TYPE_A; /* Type-A */
742 pdsch->dmrs.nrOfDmrsSymbols = NUM_DMRS_SYMBOLS;
743 pdsch->dmrs.dmrsAddPos = DMRS_ADDITIONAL_POS;
745 pdsch->pdschFreqAlloc.resourceAllocType = 1; /* RAT type-1 RIV format */
746 /* the RB numbering starts from coreset0, and PDSCH is always above SSB */
747 pdsch->pdschFreqAlloc.startPrb = offsetPointA + SCH_SSB_NUM_PRB;
748 pdsch->pdschFreqAlloc.numPrb = schCalcNumPrb(tbSize, DEFAULT_MCS, NUM_PDSCH_SYMBOL);
749 pdsch->pdschFreqAlloc.vrbPrbMapping = 0; /* non-interleaved */
750 pdsch->pdschTimeAlloc.rowIndex = 1;
751 /* This is Intel's requirement. PDSCH should start after PDSCH DRMS symbol */
752 pdsch->pdschTimeAlloc.startSymb = 3; /* spec-38.214, Table 5.1.2.1-1 */
753 pdsch->pdschTimeAlloc.numSymb = NUM_PDSCH_SYMBOL;
754 pdsch->beamPdschInfo.numPrgs = 1;
755 pdsch->beamPdschInfo.prgSize = 1;
756 pdsch->beamPdschInfo.digBfInterfaces = 0;
757 pdsch->beamPdschInfo.prg[0].pmIdx = 0;
758 pdsch->beamPdschInfo.prg[0].beamIdx[0] = 0;
759 pdsch->txPdschPower.powerControlOffset = 0;
760 pdsch->txPdschPower.powerControlOffsetSS = 0;
766 * @brief cell config from MAC to SCH.
770 * Function : macSchCellCfgReq
772 * This API is invoked by MAC to send cell config to SCH
774 * @param[in] Pst *pst
775 * @param[in] SchCellCfg *schCellCfg
780 uint8_t SchProcCellCfgReq(Pst *pst, SchCellCfg *schCellCfg)
784 SchCellCfgCfm schCellCfgCfm;
786 Inst inst = pst->dstInst - SCH_INST_START;
787 uint8_t coreset0Idx = 0;
790 uint8_t freqDomainResource[FREQ_DOM_RSRC_SIZE] = {0};
791 SchPdschConfig pdschCfg;
793 schInitCellCb(inst, schCellCfg);
794 cellCb = schCb[inst].cells[inst]; //cells is of MAX_CELLS, why inst
795 cellCb->macInst = pst->srcInst;
797 /* derive the SIB1 config parameters */
798 ret = fillSchSib1Cfg(schCellCfg->numerology, schCellCfg->dlBandwidth, cellCb->numSlots,
799 &(schCellCfg->pdcchCfgSib1), &(cellCb->sib1SchCfg), schCellCfg->phyCellId,
800 schCellCfg->dlCfgCommon.schFreqInfoDlSib.offsetToPointA, schCellCfg->sib1PduLen);
804 DU_LOG("\nERROR --> SCH : Failed to fill sib1 configuration");
807 memcpy(&cellCb->cellCfg, schCellCfg, sizeof(SchCellCfg));
808 schProcPagingCfg(cellCb);
810 /* Fill coreset frequencyDomainResource bitmap */
811 coreset0Idx = cellCb->cellCfg.dlCfgCommon.schInitialDlBwp.pdcchCommon.commonSearchSpace.coresetId;
812 numRbs = coresetIdxTable[coreset0Idx][1];
813 offset = coresetIdxTable[coreset0Idx][3];
814 fillCoresetFeqDomAllocMap(((cellCb->cellCfg.dlCfgCommon.schFreqInfoDlSib.offsetToPointA - offset)/6), \
815 (numRbs/6), freqDomainResource);
816 covertFreqDomRsrcMapToIAPIFormat(freqDomainResource, \
817 cellCb->cellCfg.dlCfgCommon.schInitialDlBwp.pdcchCommon.commonSearchSpace.freqDomainRsrc);
819 /* Fill K0 - K1 table for common cfg*/
820 BuildK0K1Table(cellCb, &cellCb->k0K1InfoTbl, true, cellCb->cellCfg.dlCfgCommon.schInitialDlBwp.pdschCommon,
821 pdschCfg, DEFAULT_UL_ACK_LIST_COUNT, defaultUlAckTbl);
823 BuildK2InfoTable(cellCb, cellCb->cellCfg.ulCfgCommon.schInitialUlBwp.puschCommon.timeDomRsrcAllocList,\
824 cellCb->cellCfg.ulCfgCommon.schInitialUlBwp.puschCommon.numTimeDomRsrcAlloc, &cellCb->msg3K2InfoTbl, \
827 /*As per Spec 38.211, Sec 6.3.3.2; RootSeq Len(Lra) where Lra=839 or Lra=139,
828 *depending on the PRACH preamble format as given by Tables 6.3.3.1-1 and 6.3.3.1-2.*/
829 if(prachCfgIdxTable[cellCb->cellCfg.ulCfgCommon.schInitialUlBwp.schRachCfg.prachCfgGeneric.prachCfgIdx][0] <= 3)
831 cellCb->cellCfg.ulCfgCommon.schInitialUlBwp.schRachCfg.rootSeqLen = ROOT_SEQ_LEN_1;
835 cellCb->cellCfg.ulCfgCommon.schInitialUlBwp.schRachCfg.rootSeqLen = ROOT_SEQ_LEN_2;
837 /* Initializing global variables */
838 cellCb->actvUeBitMap = 0;
839 cellCb->boIndBitMap = 0;
841 cellCb->schHqCfg.maxDlDataHqTx = SCH_MAX_NUM_DL_HQ_TX;
842 cellCb->schHqCfg.maxMsg4HqTx = SCH_MAX_NUM_MSG4_TX;
843 cellCb->schHqCfg.maxUlDataHqTx = SCH_MAX_NUM_UL_HQ_TX;
844 cellCb->maxMsg3Tx = SCH_MAX_NUM_MSG3_TX;
846 cellCb->schAlgoType = SCH_FCFS;
847 cellCb->api = &schCb[inst].allApis[cellCb->schAlgoType]; /* For FCFS */
848 cellCb->api->SchCellCfgReq(cellCb);
850 /* Fill and send Cell config confirm */
851 memset(&rspPst, 0, sizeof(Pst));
852 FILL_PST_SCH_TO_MAC(rspPst, pst->dstInst);
853 rspPst.event = EVENT_SCH_CELL_CFG_CFM;
855 schCellCfgCfm.cellId = schCellCfg->cellId;
856 schCellCfgCfm.rsp = RSP_OK;
858 ret = MacMessageRouter(&rspPst, (void *)&schCellCfgCfm);
863 /*******************************************************************
865 * @brief Fill and send Cell delete response to MAC
869 * Function : SchSendCellDeleteRspToMac
871 * Functionality: Fill and send Cell delete response to MAC
873 * @params[in] SchCellDelete *ueDelete, Inst inst, SchMacRsp result
874 * @return ROK - success
877 * ****************************************************************/
878 uint8_t SchSendCellDeleteRspToMac(SchCellDeleteReq *ueDelete, Inst inst, SchMacRsp result)
883 SchCellDeleteRsp delRsp;
885 DU_LOG("\nINFO --> SCH : Filling Cell Delete response");
886 memset(&delRsp, 0, sizeof(SchCellDeleteRsp));
887 delRsp.cellId = ueDelete->cellId;
890 /* Filling response post */
891 memset(&rspPst, 0, sizeof(Pst));
892 FILL_PST_SCH_TO_MAC(rspPst, inst);
893 rspPst.event = EVENT_CELL_DELETE_RSP_TO_MAC;
894 ret = MacMessageRouter(&rspPst, (void *)&delRsp);
897 DU_LOG("\nERROR --> SCH : SchSendCellDeleteRspToMac(): failed to send the Cell Delete response");
903 /*******************************************************************
905 * @brief Function for cellCb Deletion
909 * Function : deleteSchCellCb
911 * Functionality: Function for cellCb Deletion
913 * @params[in] SchCellDelete *cellDelete
914 * @return ROK - success
917 * ****************************************************************/
918 void deleteSchCellCb(SchCellCb *cellCb)
920 uint8_t sliceIdx=0, slotIdx=0, plmnIdx = 0;
921 CmLListCp *list=NULL;
922 CmLList *node=NULL, *next=NULL;
923 SchPageInfo *tempNode = NULLP;
925 if(cellCb->schDlSlotInfo)
927 for(slotIdx=0; slotIdx<cellCb->numSlots; slotIdx++)
929 list = &cellCb->schDlSlotInfo[slotIdx]->prbAlloc.freePrbBlockList;
934 SCH_FREE(node->node, sizeof(FreePrbBlock));
935 deleteNodeFromLList(list, node);
938 SCH_FREE(cellCb->schDlSlotInfo[slotIdx], sizeof(SchDlSlotInfo));
940 SCH_FREE(cellCb->schDlSlotInfo, cellCb->numSlots *sizeof(SchDlSlotInfo*));
943 if(cellCb->schUlSlotInfo)
945 for(slotIdx=0; slotIdx<cellCb->numSlots; slotIdx++)
947 list = &cellCb->schUlSlotInfo[slotIdx]->prbAlloc.freePrbBlockList;
952 SCH_FREE(node->node, sizeof(FreePrbBlock));
953 deleteNodeFromLList(list, node);
956 SCH_FREE(cellCb->schUlSlotInfo[slotIdx], sizeof(SchUlSlotInfo));
958 SCH_FREE(cellCb->schUlSlotInfo, cellCb->numSlots * sizeof(SchUlSlotInfo*));
961 for(plmnIdx = 0; plmnIdx < MAX_PLMN; plmnIdx++)
963 if(cellCb->cellCfg.plmnInfoList[plmnIdx].snssai)
965 for(sliceIdx=0; sliceIdx<cellCb->cellCfg.plmnInfoList[plmnIdx].numSliceSupport; sliceIdx++)
967 SCH_FREE(cellCb->cellCfg.plmnInfoList[plmnIdx].snssai[sliceIdx], sizeof(Snssai));
969 SCH_FREE(cellCb->cellCfg.plmnInfoList[plmnIdx].snssai, cellCb->cellCfg.plmnInfoList[plmnIdx].numSliceSupport*sizeof(Snssai*));
973 for(uint16_t idx =0; idx<MAX_SFN; idx++)
975 list = &cellCb->pageCb.pageIndInfoRecord[idx];
982 tempNode = (SchPageInfo*)(node->node);
983 SCH_FREE(tempNode->pagePdu, tempNode->msgLen);
984 SCH_FREE(node->node, sizeof(SchPageInfo));
986 deleteNodeFromLList(list, node);
991 cellCb->api->SchCellDeleteReq(cellCb);
993 memset(cellCb, 0, sizeof(SchCellCb));
996 /*******************************************************************
998 * @brief Function for cell Delete request from MAC to SCH
1002 * Function : SchProcCellDeleteReq
1004 * Functionality: Function for cell Delete request from MAC to SCH
1006 * @params[in] Pst *pst, SchCellDelete *cellDelete
1007 * @return ROK - success
1010 * ****************************************************************/
1011 uint8_t SchProcCellDeleteReq(Pst *pst, SchCellDeleteReq *cellDelete)
1013 uint8_t cellIdx=0, ret = RFAILED;
1014 Inst inst = pst->dstInst - SCH_INST_START;
1015 SchMacRsp result= RSP_OK;
1019 DU_LOG("\nERROR --> SCH : SchProcCellDeleteReq(): Ue Delete request failed");
1023 GET_CELL_IDX(cellDelete->cellId, cellIdx);
1024 if(schCb[inst].cells[cellIdx] == NULLP)
1026 DU_LOG("\nERROR --> SCH : SchProcCellDeleteReq(): cell Id[%d] is not available", cellDelete->cellId);
1031 if(schCb[inst].cells[cellIdx]->cellId == cellDelete->cellId)
1033 deleteSchCellCb(schCb[inst].cells[cellIdx]);
1036 SCH_FREE(schCb[inst].cells[cellIdx], sizeof(SchCellCb));
1037 DU_LOG("\nINFO --> SCH : Sending Cell Delete response to MAC");
1041 DU_LOG("\nERROR --> SCH : SchProcCellDeleteReq(): cell Id[%d] is not available",cellDelete->cellId);
1046 if(SchSendCellDeleteRspToMac(cellDelete, inst, result)!=ROK)
1048 DU_LOG("\nERROR --> SCH : SchProcCellDeleteReq(): failed to send Cell Delete response");
1055 /*******************************************************************
1057 * @brief Processes DL RLC BO info from MAC
1061 * Function : SchProcDlRlcBoInfo
1064 * Processes DL RLC BO info from MAC
1067 * @return ROK - success
1070 * ****************************************************************/
1071 uint8_t SchProcDlRlcBoInfo(Pst *pst, DlRlcBoInfo *dlBoInfo)
1075 bool isLcIdValid = false;
1076 SchUeCb *ueCb = NULLP;
1077 SchCellCb *cell = NULLP;
1078 Inst inst = pst->dstInst-SCH_INST_START;
1080 DU_LOG("\nDEBUG --> SCH : Received RLC BO Status indication LCId [%d] BO [%d]", dlBoInfo->lcId, dlBoInfo->dataVolume);
1081 cell = schCb[inst].cells[inst];
1085 DU_LOG("\nERROR --> SCH : SchProcDlRlcBoInfo(): Cell does not exists");
1089 GET_UE_ID(dlBoInfo->crnti, ueId);
1090 ueCb = &cell->ueCb[ueId-1];
1091 if(ueCb->ueCfg.dataTransmissionAction == STOP_DATA_TRANSMISSION)
1093 DU_LOG("INFO --> SCH : DL Data transmission not allowed for UE %d", ueCb->ueCfg.ueId);
1097 lcId = dlBoInfo->lcId;
1098 CHECK_LCID(lcId, isLcIdValid);
1099 if(isLcIdValid == FALSE)
1101 DU_LOG("ERROR --> SCH: LCID:%d is not valid", lcId);
1105 /*Expected when theres a case of Retransmission Failure or Resetablishment
1106 *By Zero BO, the RLC is informing that previous data can be cleared out
1107 *Thus clearing out the LC from the Lc priority list*/
1108 if(dlBoInfo->dataVolume == 0)
1110 /* TODO : Check the LC is Dedicated or default and accordingly LCList
1115 if(lcId == SRB0_LCID)
1117 cell->raCb[ueId -1].msg4recvd = true;
1118 cell->raCb[ueId -1].dlMsgPduLen = dlBoInfo->dataVolume;
1122 /* TODO : These part of changes will be corrected during DL scheduling as
1123 * per K0 - K1 -K2 */
1124 SET_ONE_BIT(ueId, cell->boIndBitMap);
1125 if(ueCb->dlInfo.dlLcCtxt[lcId].lcId == lcId)
1127 ueCb->dlInfo.dlLcCtxt[lcId].bo = dlBoInfo->dataVolume;
1131 DU_LOG("ERROR --> SCH: LCID:%d is not configured in SCH Cb",lcId);
1135 /* Adding UE Id to list of pending UEs to be scheduled */
1136 cell->api->SchDlRlcBoInfo(cell, ueId);
1140 /*******************************************************************
1142 * @brief Processes BSR indiation from MAC
1146 * Function : SchProcBsr
1149 * Processes DL BSR from MAC
1151 * @params[in] Pst pst
1152 * UlBufferStatusRptInd bsrInd
1153 * @return ROK - success
1156 * ****************************************************************/
1157 uint8_t SchProcBsr(Pst *pst, UlBufferStatusRptInd *bsrInd)
1159 Inst schInst = pst->dstInst-SCH_INST_START;
1160 SchCellCb *cellCb = NULLP;
1161 SchUeCb *ueCb = NULLP;
1164 DU_LOG("\nDEBUG --> SCH : Received BSR");
1167 DU_LOG("\nERROR --> SCH : BSR Ind is empty");
1170 cellCb = schCb[schInst].cells[schInst];
1173 DU_LOG("\nERROR --> SCH : CellCb is empty");
1176 ueCb = schGetUeCb(cellCb, bsrInd->crnti);
1180 DU_LOG("\nERROR --> SCH : UeCB is empty");
1184 if(ueCb->ueCfg.dataTransmissionAction == STOP_DATA_TRANSMISSION)
1186 DU_LOG("\nINFO --> SCH: UL Data transmission not allowed for UE %d", ueCb->ueCfg.ueId);
1190 ueCb->bsrRcvd = true;
1191 /* store dataVolume per lcg in uecb */
1192 for(lcgIdx = 0; lcgIdx < bsrInd->numLcg; lcgIdx++)
1194 ueCb->bsrInfo[bsrInd->dataVolInfo[lcgIdx].lcgId].priority = 1; //TODO: determining LCG priority?
1195 ueCb->bsrInfo[bsrInd->dataVolInfo[lcgIdx].lcgId].dataVol = bsrInd->dataVolInfo[lcgIdx].dataVol;
1198 /* Adding UE Id to list of pending UEs to be scheduled */
1199 cellCb->api->SchBsr(cellCb, ueCb->ueId);
1203 /*******************************************************************
1205 * @brief Processes SR UCI indication from MAC
1209 * Function : SchProcSrUciInd
1212 * Processes SR UCI indication from MAC
1214 * @params[in] Post structure
1216 * @return ROK - success
1219 * ****************************************************************/
1220 uint8_t SchProcSrUciInd(Pst *pst, SrUciIndInfo *uciInd)
1222 Inst inst = pst->dstInst-SCH_INST_START;
1225 SchCellCb *cellCb = schCb[inst].cells[inst];
1227 DU_LOG("\nDEBUG --> SCH : Received SR");
1229 ueCb = schGetUeCb(cellCb, uciInd->crnti);
1231 if(ueCb->state == SCH_UE_STATE_INACTIVE)
1233 DU_LOG("\nERROR --> SCH : Crnti %d is inactive", uciInd->crnti);
1236 if(ueCb->ueCfg.dataTransmissionAction == STOP_DATA_TRANSMISSION)
1238 DU_LOG("\nINFO --> SCH: UL Data transmission not allowed for UE %d", ueCb->ueCfg.ueId);
1241 if(uciInd->numSrBits)
1243 ueCb->srRcvd = true;
1244 /* Adding UE Id to list of pending UEs to be scheduled */
1245 cellCb->api->SchSrUciInd(cellCb, ueCb->ueId);
1250 /*******************************************************************
1252 * @brief Processes DL HARQ indication from MAC
1256 * Function : SchProcDlHarqInd
1259 * Processes DL HARQ indication from MAC
1261 * @params[in] Post structure
1262 * DL HARQ Indication
1263 * @return ROK - success
1266 * ****************************************************************/
1267 uint8_t SchProcDlHarqInd(Pst *pst, DlHarqInd *dlHarqInd)
1269 Inst inst = pst->dstInst-SCH_INST_START;
1271 SchCellCb *cellCb = schCb[inst].cells[inst];
1273 DU_LOG("\nDEBUG --> SCH : Received HARQ");
1275 ueCb = schGetUeCb(cellCb, dlHarqInd->crnti);
1277 if(ueCb->state == SCH_UE_STATE_INACTIVE)
1279 DU_LOG("\nERROR --> SCH : Crnti %d is inactive", dlHarqInd->crnti);
1283 schUpdateHarqFdbk(ueCb, dlHarqInd->numHarq, dlHarqInd->harqPayload, &dlHarqInd->slotInd);
1288 /*******************************************************************
1290 * @brief Allocates requested PRBs for DL
1294 * Function : allocatePrbDl
1297 * Allocates requested PRBs in DL
1298 * Keeps track of allocated PRB (using bitmap) and remaining PRBs
1300 * @params[in] prbAlloc table
1306 * @return ROK - success
1309 * ****************************************************************/
1310 uint8_t allocatePrbDl(SchCellCb *cell, SlotTimingInfo slotTime, \
1311 uint8_t startSymbol, uint8_t symbolLength, uint16_t *startPrb, uint16_t numPrb)
1314 uint16_t broadcastPrbStart=0, broadcastPrbEnd=0;
1315 FreePrbBlock *freePrbBlock = NULLP;
1316 CmLList *freePrbNode = NULLP;
1317 PduTxOccsaion ssbOccasion=0, sib1Occasion=0;
1318 SchDlSlotInfo *schDlSlotInfo = cell->schDlSlotInfo[slotTime.slot];
1319 SchPrbAlloc *prbAlloc = &schDlSlotInfo->prbAlloc;
1321 /* If startPrb is set to MAX_NUM_RB, it means startPrb is not known currently.
1322 * Search for an appropriate location in PRB grid and allocate requested resources */
1323 if(*startPrb == MAX_NUM_RB)
1325 /* Check if SSB/SIB1 is also scheduled in this slot */
1326 ssbOccasion = schCheckSsbOcc(cell, slotTime);
1327 sib1Occasion = schCheckSib1Occ(cell, slotTime);
1329 if(ssbOccasion && sib1Occasion)
1331 broadcastPrbStart = cell->cellCfg.dlCfgCommon.schFreqInfoDlSib.offsetToPointA;
1332 broadcastPrbEnd = broadcastPrbStart + SCH_SSB_NUM_PRB + cell->sib1SchCfg.sib1PdcchCfg.dci.pdschCfg.pdschFreqAlloc.numPrb -1;
1334 else if(ssbOccasion)
1336 broadcastPrbStart = cell->cellCfg.dlCfgCommon.schFreqInfoDlSib.offsetToPointA;
1337 broadcastPrbEnd = broadcastPrbStart + SCH_SSB_NUM_PRB -1;
1339 else if(sib1Occasion)
1341 broadcastPrbStart = cell->sib1SchCfg.sib1PdcchCfg.dci.pdschCfg.pdschFreqAlloc.startPrb;
1342 broadcastPrbEnd = broadcastPrbStart + cell->sib1SchCfg.sib1PdcchCfg.dci.pdschCfg.pdschFreqAlloc.numPrb -1;
1345 /* Iterate through all free PRB blocks */
1346 freePrbNode = prbAlloc->freePrbBlockList.first;
1349 freePrbBlock = (FreePrbBlock *)freePrbNode->node;
1351 /* If broadcast message is scheduled in this slot, then check if its PRBs belong to the current free block.
1352 * Since SSB/SIB1 PRB location is fixed, these PRBs cannot be allocated to other message in same slot */
1353 if((ssbOccasion || sib1Occasion) &&
1354 ((broadcastPrbStart >= freePrbBlock->startPrb) && (broadcastPrbStart <= freePrbBlock->endPrb)) && \
1355 ((broadcastPrbEnd >= freePrbBlock->startPrb) && (broadcastPrbEnd <= freePrbBlock->endPrb)))
1357 /* Implmentation is done such that highest-numbered free-RB is allocated first */
1358 if((freePrbBlock->endPrb > broadcastPrbEnd) && ((freePrbBlock->endPrb - broadcastPrbEnd) >= numPrb))
1360 /* If sufficient free PRBs are available above bradcast message then,
1361 * endPrb = freePrbBlock->endPrb
1362 * startPrb = endPrb - numPrb +1;
1364 *startPrb = freePrbBlock->endPrb - numPrb +1;
1367 else if((broadcastPrbStart > freePrbBlock->startPrb) && ((broadcastPrbStart - freePrbBlock->startPrb) >= numPrb))
1369 /* If free PRBs are available below broadcast message then,
1370 * endPrb = broadcastPrbStart - 1
1371 * startPrb = endPrb - numPrb +1
1373 *startPrb = broadcastPrbStart - numPrb;
1378 freePrbNode = freePrbNode->next;
1384 /* Check if requested number of blocks can be allocated from the current block */
1385 if (freePrbBlock->numFreePrb < numPrb)
1387 freePrbNode = freePrbNode->next;
1390 *startPrb = freePrbBlock->endPrb - numPrb +1;
1395 /* If no free block can be used to allocated request number of RBs */
1396 if(*startPrb == MAX_NUM_RB)
1400 /* If startPrb is known already, check if requested PRBs are available for allocation */
1403 freePrbNode = isPrbAvailable(&prbAlloc->freePrbBlockList, *startPrb, numPrb);
1406 DU_LOG("\nERROR --> SCH: Requested DL PRB unavailable");
1411 /* Update bitmap to allocate PRBs */
1412 for(symbol=startSymbol; symbol < (startSymbol+symbolLength); symbol++)
1414 if(fillPrbBitmap(prbAlloc->prbBitMap[symbol], *startPrb, numPrb) != ROK)
1416 DU_LOG("\nERROR --> SCH: fillPrbBitmap() failed for symbol [%d] in DL", symbol);
1421 /* Update the remaining number for free PRBs */
1422 removeAllocatedPrbFromFreePrbList(&prbAlloc->freePrbBlockList, freePrbNode, *startPrb, numPrb);
1427 /*******************************************************************
1429 * @brief Allocates requested PRBs for UL
1433 * Function : allocatePrbUl
1436 * Allocates requested PRBs in UL
1437 * Keeps track of allocated PRB (using bitmap) and remaining PRBs
1439 * @params[in] prbAlloc table
1445 * @return ROK - success
1448 * ****************************************************************/
1449 uint8_t allocatePrbUl(SchCellCb *cell, SlotTimingInfo slotTime, \
1450 uint8_t startSymbol, uint8_t symbolLength, uint16_t *startPrb, uint16_t numPrb)
1453 uint16_t prachStartPrb, prachNumPrb, prachEndPrb;
1454 bool isPrachOccasion;
1455 FreePrbBlock *freePrbBlock = NULLP;
1456 CmLList *freePrbNode = NULLP;
1457 SchPrbAlloc *prbAlloc = NULLP;
1461 DU_LOG("\nERROR --> SCH : allocatePrbUl(): Received cellCb is null");
1465 prbAlloc = &cell->schUlSlotInfo[slotTime.slot]->prbAlloc;
1466 /* If startPrb is set to MAX_NUM_RB, it means startPrb is not known currently.
1467 * Search for an appropriate location in PRB grid and allocate requested resources */
1468 if(*startPrb == MAX_NUM_RB)
1470 /* Check if PRACH is also scheduled in this slot */
1471 isPrachOccasion = schCheckPrachOcc(cell, slotTime);
1474 prachStartPrb = cell->cellCfg.ulCfgCommon.schInitialUlBwp.schRachCfg.prachCfgGeneric.msg1FreqStart;
1475 prachNumPrb = schCalcPrachNumRb(cell);
1476 prachEndPrb = prachStartPrb + prachNumPrb -1;
1479 /* Iterate through all free PRB blocks */
1480 freePrbNode = prbAlloc->freePrbBlockList.first;
1483 freePrbBlock = (FreePrbBlock *)freePrbNode->node;
1485 /* If PRACH is scheduled in this slot, then check if its PRBs belong to the current free block.
1486 * PRBs required for PRACH cannot be allocated to any other message */
1487 if((isPrachOccasion) &&
1488 ((prachStartPrb >= freePrbBlock->startPrb) && (prachStartPrb <= freePrbBlock->endPrb)) &&
1489 ((prachEndPrb >= freePrbBlock->startPrb) && (prachEndPrb <= freePrbBlock->endPrb)))
1491 /* Implmentation is done such that highest-numbered free-RB is allocated first */
1492 if((freePrbBlock->endPrb > prachEndPrb) && ((freePrbBlock->endPrb - prachEndPrb) >= numPrb))
1494 /* If sufficient free PRBs are available above PRACH message then,
1495 * endPrb = freePrbBlock->endPrb
1496 * startPrb = endPrb - numPrb +1;
1498 *startPrb = freePrbBlock->endPrb - numPrb +1;
1501 else if((prachStartPrb > freePrbBlock->startPrb) && ((prachStartPrb - freePrbBlock->startPrb) >= numPrb))
1503 /* If free PRBs are available below PRACH message then,
1504 * endPrb = prachStartPrb - 1
1505 * startPrb = endPrb - numPrb +1
1507 *startPrb = prachStartPrb - numPrb;
1512 freePrbNode = freePrbNode->next;
1518 /* Check if requested number of PRBs can be allocated from currect block */
1519 if(freePrbBlock->numFreePrb < numPrb)
1521 freePrbNode = freePrbNode->next;
1524 *startPrb = freePrbBlock->endPrb - numPrb +1;
1529 /* If no free block can be used to allocated requested number of RBs */
1530 if(*startPrb == MAX_NUM_RB)
1535 /* If startPrb is known already, check if requested PRBs are available for allocation */
1536 freePrbNode = isPrbAvailable(&prbAlloc->freePrbBlockList, *startPrb, numPrb);
1539 DU_LOG("\nERROR --> SCH: Requested UL PRB unavailable");
1544 /* Update bitmap to allocate PRBs */
1545 for(symbol=startSymbol; symbol < (startSymbol+symbolLength); symbol++)
1547 if(fillPrbBitmap(prbAlloc->prbBitMap[symbol], *startPrb, numPrb) != ROK)
1549 DU_LOG("\nERROR --> SCH: fillPrbBitmap() failed for symbol [%d] in UL", symbol);
1554 /* Update the remaining number for free PRBs */
1555 removeAllocatedPrbFromFreePrbList(&prbAlloc->freePrbBlockList, freePrbNode, *startPrb, numPrb);
1560 /*******************************************************************************
1562 * @brief Try to find Best Free Block with Max Num PRB
1566 * Function : searchLargestFreeBlock
1569 * Finds the FreeBlock with MaxNum of FREE PRB considering SSB/SIB1 ocassions.
1571 * @params[in] I/P > prbAlloc table (FreeBlock list)
1572 * I/P > Slot timing Info
1574 * I/P > Direction (UL/DL)
1577 * @return Max Number of Free PRB
1578 * If 0, then no Suitable Free Block
1580 * ********************************************************************************/
1582 uint16_t searchLargestFreeBlock(SchCellCb *cell, SlotTimingInfo slotTime,uint16_t *startPrb, Direction dir)
1584 uint16_t reservedPrbStart=0, reservedPrbEnd=0, maxFreePRB = 0;
1585 FreePrbBlock *freePrbBlock = NULLP;
1586 CmLList *freePrbNode = NULLP;
1587 SchPrbAlloc *prbAlloc = NULLP;
1588 bool checkOccasion = FALSE;
1590 *startPrb = 0; /*Initialize the StartPRB to zero*/
1592 /*Based on Direction, Reserved Messsages will differi.e.
1593 * DL >> SSB and SIB1 ocassions wheres for UL, PRACH ocassions to be checked
1594 * and reserved before allocation for dedicated DL/UL msg*/
1597 SchDlSlotInfo *schDlSlotInfo = cell->schDlSlotInfo[slotTime.slot];
1598 PduTxOccsaion ssbOccasion=0, sib1Occasion=0;
1600 prbAlloc = &schDlSlotInfo->prbAlloc;
1602 ssbOccasion = schCheckSsbOcc(cell, slotTime);
1603 sib1Occasion = schCheckSib1Occ(cell, slotTime);
1605 checkOccasion = TRUE;
1606 if(ssbOccasion && sib1Occasion)
1608 reservedPrbStart = cell->cellCfg.dlCfgCommon.schFreqInfoDlSib.offsetToPointA;
1609 reservedPrbEnd = reservedPrbStart + SCH_SSB_NUM_PRB + \
1610 cell->sib1SchCfg.sib1PdcchCfg.dci.pdschCfg.pdschFreqAlloc.numPrb -1;
1612 else if(ssbOccasion)
1614 reservedPrbStart = cell->cellCfg.dlCfgCommon.schFreqInfoDlSib.offsetToPointA;
1615 reservedPrbEnd = reservedPrbStart + SCH_SSB_NUM_PRB -1;
1617 else if(sib1Occasion)
1619 reservedPrbStart = cell->sib1SchCfg.sib1PdcchCfg.dci.pdschCfg.pdschFreqAlloc.startPrb;
1620 reservedPrbEnd = reservedPrbStart + cell->sib1SchCfg.sib1PdcchCfg.dci.pdschCfg.pdschFreqAlloc.numPrb -1;
1624 checkOccasion = FALSE;
1627 else if(dir == DIR_UL)
1629 prbAlloc = &cell->schUlSlotInfo[slotTime.slot]->prbAlloc;
1631 /* Check if PRACH is also scheduled in this slot */
1632 checkOccasion = schCheckPrachOcc(cell, slotTime);
1635 reservedPrbStart = cell->cellCfg.ulCfgCommon.schInitialUlBwp.schRachCfg.prachCfgGeneric.msg1FreqStart;
1636 reservedPrbEnd = reservedPrbStart + (schCalcPrachNumRb(cell)) -1;
1641 DU_LOG("\nERROR --> SCH: Invalid Direction!");
1642 return (maxFreePRB);
1645 freePrbNode = prbAlloc->freePrbBlockList.first;
1648 freePrbBlock = (FreePrbBlock *)freePrbNode->node;
1650 /*For block with same numFreeBlocks, choose the one with HighestPRB range
1651 *Since FreeBLockList are arranged in Descending order of PRB range thus Skipping this block*/
1652 if(maxFreePRB >= freePrbBlock->numFreePrb)
1655 freePrbNode = freePrbNode->next;
1659 /* If Broadcast/Prach message is scheduled in this slot, then check if its PRBs belong to the current free block.
1660 * Since SSB/SIB1 PRB location is fixed, these PRBs cannot be allocated to other message in same slot */
1662 ((reservedPrbStart >= freePrbBlock->startPrb) && (reservedPrbStart <= freePrbBlock->endPrb)) && \
1663 ((reservedPrbEnd >= freePrbBlock->startPrb) && (reservedPrbEnd <= freePrbBlock->endPrb)))
1666 /* Implmentation is done such that highest-numbered free-RB is Checked first
1667 and freePRB in this block is greater than Max till now */
1668 if((freePrbBlock->endPrb > reservedPrbEnd) && ((freePrbBlock->endPrb - reservedPrbEnd) > maxFreePRB))
1670 /* If sufficient free PRBs are available above reserved message*/
1671 *startPrb = reservedPrbEnd + 1;
1672 maxFreePRB = (freePrbBlock->endPrb - reservedPrbEnd);
1674 /*Also check the other freeBlock (i.e. Above the reserved message) for MAX FREE PRB*/
1675 if((reservedPrbStart > freePrbBlock->startPrb) && ((reservedPrbStart - freePrbBlock->startPrb) > maxFreePRB))
1677 /* If free PRBs are available below reserved message*/
1678 *startPrb = freePrbBlock->startPrb;
1679 maxFreePRB = (reservedPrbStart - freePrbBlock->startPrb);
1684 if(maxFreePRB < freePrbBlock->numFreePrb)
1686 *startPrb = freePrbBlock->startPrb;
1687 maxFreePRB = freePrbBlock->numFreePrb;
1691 freePrbNode = freePrbNode->next;
1696 /*******************************************************************************
1698 * @brief This function is used to send Slice Cfg rsp to MAC
1702 * Function : SchSendSliceCfgRspToMac
1705 * function is used to send Slice Cfg rsp to MAC
1707 * @params[in] Pst *pst, SchSliceCfgRsp sliceCfgRsp
1711 * ********************************************************************************/
1712 void SchSendSliceCfgRspToMac(Inst inst, SchSliceCfgRsp sliceCfgRsp)
1716 memset(&rspPst, 0, sizeof(Pst));
1717 FILL_PST_SCH_TO_MAC(rspPst, inst);
1718 rspPst.event = EVENT_SLICE_CFG_RSP_TO_MAC;
1720 MacMessageRouter(&rspPst, (void *)&sliceCfgRsp);
1723 /*******************************************************************************
1725 * @brief fill slice configuration response
1729 * Function : fillSliceCfgRsp
1732 * fill slice configuration response
1734 * @params[in] SchCellCb, SchSliceCfgReq, SchSliceCfgRsp,uint8_t count
1740 * ********************************************************************************/
1741 uint8_t fillSliceCfgRsp(bool sliceRecfg, SchSliceCfg *storedSliceCfg, SchCellCb *cellCb, SchSliceCfgReq *schSliceCfgReq, SchSliceCfgRsp *schSliceCfgRsp, uint8_t *count)
1743 bool sliceFound = false;
1744 uint8_t cfgIdx = 0, sliceIdx = 0, plmnIdx = 0;
1746 schSliceCfgRsp->numSliceCfgRsp = schSliceCfgReq->numOfConfiguredSlice;
1747 SCH_ALLOC(schSliceCfgRsp->listOfSliceCfgRsp, schSliceCfgRsp->numSliceCfgRsp * sizeof(SliceRsp*));
1748 if(schSliceCfgRsp->listOfSliceCfgRsp == NULLP)
1750 DU_LOG("\nERROR --> SCH : Memory allocation failed at fillSliceCfgRsp");
1754 for(cfgIdx = 0; cfgIdx<schSliceCfgRsp->numSliceCfgRsp ; cfgIdx++)
1757 /* Here comparing the slice cfg request with the slice stored in cellCfg */
1758 if(sliceRecfg != true)
1760 for(plmnIdx = 0; plmnIdx < MAX_PLMN; plmnIdx++)
1762 for(sliceIdx = 0; sliceIdx<cellCb->cellCfg.plmnInfoList[plmnIdx].numSliceSupport; sliceIdx++)
1764 if(!memcmp(&schSliceCfgReq->listOfSlices[cfgIdx]->snssai, cellCb->cellCfg.plmnInfoList[plmnIdx].snssai[sliceIdx], sizeof(Snssai)))
1771 if(sliceFound == true)
1779 /* Here comparing the slice cfg request with the slice stored in SchDb */
1780 if(storedSliceCfg->listOfSlices)
1782 for(sliceIdx = 0; sliceIdx<storedSliceCfg->numOfSliceConfigured; sliceIdx++)
1784 if(!memcmp(&schSliceCfgReq->listOfSlices[cfgIdx]->snssai, &storedSliceCfg->listOfSlices[sliceIdx]->snssai,\
1795 SCH_ALLOC(schSliceCfgRsp->listOfSliceCfgRsp[cfgIdx], sizeof(SliceRsp));
1796 if(schSliceCfgRsp->listOfSliceCfgRsp[cfgIdx] == NULLP)
1798 DU_LOG("\nERROR --> SCH : Failed to allocate memory in fillSliceCfgRsp");
1803 schSliceCfgRsp->listOfSliceCfgRsp[cfgIdx]->snssai = schSliceCfgReq->listOfSlices[cfgIdx]->snssai;
1804 if(sliceFound == true)
1805 schSliceCfgRsp->listOfSliceCfgRsp[cfgIdx]->rsp = RSP_OK;
1808 schSliceCfgRsp->listOfSliceCfgRsp[cfgIdx]->rsp = RSP_NOK;
1809 schSliceCfgRsp->listOfSliceCfgRsp[cfgIdx]->cause = SLICE_NOT_FOUND;
1815 /*******************************************************************************
1817 * @brief This function is used to store the slice configuration Sch DB
1821 * Function : addSliceCfgInSchDb
1824 * function is used to store the slice configuration Sch DB
1826 * @params[in] SchSliceCfg *storeSliceCfg, SchSliceCfgReq *cfgReq,
1827 * SchSliceCfgRsp cfgRsp, uint8_t count
1833 * ********************************************************************************/
1834 uint8_t addSliceCfgInSchDb(SchSliceCfg *storeSliceCfg, SchSliceCfgReq *cfgReq, SchSliceCfgRsp cfgRsp, uint8_t count)
1836 uint8_t cfgIdx = 0, sliceIdx = 0;
1840 storeSliceCfg->numOfSliceConfigured = count;
1841 SCH_ALLOC(storeSliceCfg->listOfSlices, storeSliceCfg->numOfSliceConfigured * sizeof(SchRrmPolicyOfSlice*));
1842 if(storeSliceCfg->listOfSlices == NULLP)
1844 DU_LOG("\nERROR --> SCH : Failed to allocate memory in addSliceCfgInSchDb");
1848 for(cfgIdx = 0; cfgIdx<storeSliceCfg->numOfSliceConfigured; cfgIdx++)
1850 if(cfgRsp.listOfSliceCfgRsp[cfgIdx]->rsp == RSP_OK)
1852 SCH_ALLOC(storeSliceCfg->listOfSlices[sliceIdx], sizeof(SchRrmPolicyOfSlice));
1853 if(storeSliceCfg->listOfSlices[sliceIdx] == NULLP)
1855 DU_LOG("\nERROR --> SCH : Failed to allocate memory in addSliceCfgInSchDb");
1859 memcpy(&storeSliceCfg->listOfSlices[sliceIdx]->snssai, &cfgReq->listOfSlices[sliceIdx]->snssai, sizeof(Snssai));
1860 memcpy(&storeSliceCfg->listOfSlices[sliceIdx]->rrmPolicyRatioInfo, &cfgReq->listOfSlices[sliceIdx]->rrmPolicyRatioInfo,
1861 sizeof(SchRrmPolicyRatio));
1869 /*******************************************************************************
1871 * @brief This function is used to free the slice cfg and re cfg request pointer
1875 * Function : freeSchSliceCfgReq
1878 * function is used to free the slice cfg and re cfg request pointer
1880 * @params[in] Pst *pst, SchSliceCfgReq *schSliceCfgReq
1885 * ********************************************************************************/
1886 void freeSchSliceCfgReq(SchSliceCfgReq *sliceCfgReq)
1892 if(sliceCfgReq->numOfConfiguredSlice)
1894 for(cfgIdx = 0; cfgIdx<sliceCfgReq->numOfConfiguredSlice; cfgIdx++)
1896 if(sliceCfgReq->listOfSlices[cfgIdx])
1898 SCH_FREE(sliceCfgReq->listOfSlices[cfgIdx], sizeof(SchRrmPolicyOfSlice));
1901 SCH_FREE(sliceCfgReq->listOfSlices, sliceCfgReq->numOfConfiguredSlice * sizeof(SchRrmPolicyOfSlice*));
1903 SCH_FREE(sliceCfgReq, sizeof(SchSliceCfgReq));
1906 /*******************************************************************************
1908 * @brief This function is used to store the slice configuration Sch DB
1912 * Function : SchProcSliceCfgReq
1915 * function is used to store the slice configuration Sch DB
1917 * @params[in] Pst *pst, SchSliceCfgReq *schSliceCfgReq
1923 * ********************************************************************************/
1924 uint8_t SchProcSliceCfgReq(Pst *pst, SchSliceCfgReq *schSliceCfgReq)
1927 Inst inst = pst->dstInst - SCH_INST_START;
1928 SchSliceCfgRsp sliceCfgRsp;
1930 DU_LOG("\nINFO --> SCH : Received Slice Cfg request from MAC");
1933 if(schSliceCfgReq->listOfSlices)
1935 /* filling the slice configuration response of each slice */
1936 if(fillSliceCfgRsp(false, NULLP, schCb[inst].cells[0], schSliceCfgReq, &sliceCfgRsp, &count) != ROK)
1938 DU_LOG("\nERROR --> SCH : Failed to fill the slice cfg rsp");
1942 if(addSliceCfgInSchDb(&schCb[inst].sliceCfg, schSliceCfgReq, sliceCfgRsp, count) != ROK)
1944 DU_LOG("\nERROR --> SCH : Failed to add slice cfg in sch database");
1947 freeSchSliceCfgReq(schSliceCfgReq);
1948 SchSendSliceCfgRspToMac(inst, sliceCfgRsp);
1953 DU_LOG("\nERROR --> SCH : Received SchSliceCfgReq is NULL");
1958 /*******************************************************************************
1960 * @brief This function is used to store the slice reconfiguration Sch DB
1964 * Function : modifySliceCfgInSchDb
1967 * function is used to store the slice re configuration Sch DB
1969 * @params[in] Pst *pst, SchSliceCfgReq *schSliceCfgReq
1975 * ********************************************************************************/
1976 uint8_t modifySliceCfgInSchDb(SchSliceCfg *storeSliceCfg, SchSliceRecfgReq *recfgReq, SchSliceRecfgRsp recfgRsp, uint8_t count)
1978 uint8_t cfgIdx = 0, sliceIdx = 0;
1982 if(storeSliceCfg->listOfSlices == NULLP)
1984 DU_LOG("\nINFO --> SCH : Memory allocation failed in modifySliceCfgInSchDb");
1988 for(cfgIdx = 0; cfgIdx<recfgReq->numOfConfiguredSlice; cfgIdx++)
1990 if(recfgRsp.listOfSliceCfgRsp[cfgIdx]->rsp == RSP_OK)
1992 for(sliceIdx = 0; sliceIdx<storeSliceCfg->numOfSliceConfigured; sliceIdx++)
1994 if(!memcmp(&storeSliceCfg->listOfSlices[sliceIdx]->snssai, &recfgReq->listOfSlices[cfgIdx]->snssai, sizeof(Snssai)))
1996 memcpy(&storeSliceCfg->listOfSlices[sliceIdx]->rrmPolicyRatioInfo, &recfgReq->listOfSlices[cfgIdx]->rrmPolicyRatioInfo,
1997 sizeof(SchRrmPolicyRatio));
2004 freeSchSliceCfgReq(recfgReq);
2007 /*******************************************************************************
2009 * @brief This function is used to send Slice re Cfg rsp to MAC
2013 * Function : SchSendSliceRecfgRspToMac
2016 * function is used to send Slice re Cfg rsp to MAC
2018 * @params[in] Pst *pst, SchSliceRecfgRsp schSliceRecfgRsp
2022 * ********************************************************************************/
2023 void SchSendSliceRecfgRspToMac(Inst inst, SchSliceRecfgRsp schSliceRecfgRsp)
2027 memset(&rspPst, 0, sizeof(Pst));
2028 FILL_PST_SCH_TO_MAC(rspPst, inst);
2029 rspPst.event = EVENT_SLICE_RECFG_RSP_TO_MAC;
2031 MacMessageRouter(&rspPst, (void *)&schSliceRecfgRsp);
2033 /*******************************************************************************
2035 * @brief This function is used to store the slice reconfiguration Sch DB
2039 * Function : SchProcSliceRecfgReq
2042 * function is used to store the slice re configuration Sch DB
2044 * @params[in] Pst *pst, SchSliceRecfgReq *schSliceRecfgReq
2050 * ********************************************************************************/
2051 uint8_t SchProcSliceRecfgReq(Pst *pst, SchSliceRecfgReq *schSliceRecfgReq)
2054 Inst inst = pst->dstInst - SCH_INST_START;
2055 SchSliceRecfgRsp schSliceRecfgRsp;
2057 DU_LOG("\nINFO --> SCH : Received Slice ReCfg request from MAC");
2058 if(schSliceRecfgReq)
2060 if(schSliceRecfgReq->listOfSlices)
2062 /* filling the slice configuration response of each slice */
2063 if(fillSliceCfgRsp(true, &schCb[inst].sliceCfg, NULLP, schSliceRecfgReq, &schSliceRecfgRsp, &count) != ROK)
2065 DU_LOG("\nERROR --> SCH : Failed to fill sch slice cfg response");
2069 /* Modify the slice configuration stored in schCb */
2070 if(modifySliceCfgInSchDb(&schCb[inst].sliceCfg, schSliceRecfgReq, schSliceRecfgRsp, count) != ROK)
2072 DU_LOG("\nERROR --> SCH : Failed to modify slice cfg of SchDb");
2075 SchSendSliceRecfgRspToMac(inst, schSliceRecfgRsp);
2080 DU_LOG("\nERROR --> SCH : Received SchSliceRecfgReq is NULL");
2085 /****************************************************************************
2087 * @brief Stores the Paging Configuration from DU APP in CellCb
2091 * Function : schProcPagingParam
2094 * Process the Paging Configuration when FirstPDCCHMonitoring for
2095 * Paging Ocassion is not present.
2097 * As per 38.304 Sec 7.1,
2098 * "When firstPDCCH-MonitoringOccasionOfPO is present, the
2099 * starting PDCCH monitoring occasion number of (i_s + 1)th PO is the
2100 * (i_s + 1)th value of the firstPDCCHMonitoringOccasionOfPO
2101 * parameter; otherwise, it is equal to i_s * S."
2102 * "S = number of actual transmitted SSBs determined according
2103 * to ssb-PositionsInBurst in SIB1"
2105 * @params[in] SchCellCb *cell
2109 *************************************************************************/
2110 void schProcPagingCfg(SchCellCb *cell)
2112 SchPcchCfg *pageCfgRcvd = NULL;
2115 pageCfgRcvd = &(cell->cellCfg.dlCfgCommon.schPcchCfg);
2117 if(pageCfgRcvd->poPresent == TRUE)
2119 /*Fetching first Pdcch Monitoring Occasion for SFN (i_s + 1)th*/
2120 for(i_sIdx = 0; i_sIdx < pageCfgRcvd->numPO; i_sIdx++)
2122 cell->pageCb.pagMonOcc[i_sIdx].pagingOccSlot = pageCfgRcvd->pagingOcc[i_sIdx] / MAX_SYMB_PER_SLOT ;
2123 if ((pageCfgRcvd->pagingOcc[i_sIdx] % MAX_SYMB_PER_SLOT) != 0 )
2125 cell->pageCb.pagMonOcc[i_sIdx].pagingOccSlot++;
2128 cell->pageCb.pagMonOcc[i_sIdx].frameOffset = 0;
2134 schCfgPdcchMonOccOfPO(cell);
2138 /****************************************************************************
2140 * @brief Calculate PO if not present in Configuration
2144 * Function : schCfgPdcchMonOccOfPO
2146 * Functionality: In this function, PO are calculated i_s * S because
2147 * FirstPDCCHMonitoring_ForPO is not present.
2149 * @params[in] SchCellCb *cellCb
2153 *************************************************************************/
2154 void schCfgPdcchMonOccOfPO(SchCellCb *cell)
2156 uint8_t cnt = 0, incr = 1, i_sIdx = 0, frameOffSet = 0;
2157 uint8_t nsValue = cell->cellCfg.dlCfgCommon.schPcchCfg.numPO;
2158 uint8_t totalNumSsb = countSetBits(cell->cellCfg.ssbPosInBurst[0]);
2159 SlotTimingInfo tmpTimingInfo, pdcchTime;
2161 /*Starting with First Sfn and slot*/
2162 tmpTimingInfo.sfn = 0;
2163 tmpTimingInfo.slot = 0;
2165 pdcchTime = tmpTimingInfo;
2167 while(i_sIdx < nsValue)
2169 /*Increment frame Offset if PO falls on next SFN*/
2170 if(pdcchTime.sfn != tmpTimingInfo.sfn)
2174 pdcchTime = tmpTimingInfo;
2175 schIncrSlot(&(tmpTimingInfo), incr, cell->numSlots);
2179 cell->pageCb.pagMonOcc[i_sIdx].pagingOccSlot = pdcchTime.slot;
2180 cell->pageCb.pagMonOcc[i_sIdx].frameOffset = frameOffSet;
2186 if((cnt == totalNumSsb) && (i_sIdx < MAX_PO_PER_PF))
2188 cell->pageCb.pagMonOcc[i_sIdx].pagingOccSlot = pdcchTime.slot;
2189 cell->pageCb.pagMonOcc[i_sIdx].frameOffset = frameOffSet;
2197 /****************************************************************************
2199 * @brief Storing the paging information in SCH database
2203 * Function : schAddPagingIndtoList
2205 * Functionality: Storing the paging information in SCH database
2207 * @params[in] CmLListCp *storedPageList, CmLList *pageIndInfo
2209 * @return ROK - sucess
2212 *************************************************************************/
2213 uint8_t schAddPagingIndtoList(CmLListCp *storedPageList,void * pageIndInfo)
2215 CmLList *firstNodeOfList = NULLP;
2216 CmLList *currentNodeInfo = NULLP;
2217 SchPageInfo *tempNode = NULLP, *recvdNode = NULLP;
2219 recvdNode = (SchPageInfo*) pageIndInfo;
2220 CM_LLIST_FIRST_NODE(storedPageList,firstNodeOfList);
2222 SCH_ALLOC(currentNodeInfo, sizeof(CmLList));
2223 if(!currentNodeInfo)
2225 DU_LOG("\nERROR --> SCH : schAddPagingIndtoList() : Memory allocation failed");
2229 currentNodeInfo->node = (PTR)pageIndInfo;
2230 while(firstNodeOfList)
2232 tempNode = (SchPageInfo*)(firstNodeOfList->node);
2233 if ((recvdNode->pageTxTime.slot < tempNode->pageTxTime.slot))
2235 cmLListInsCrnt(storedPageList, currentNodeInfo);
2238 else if ((recvdNode->pageTxTime.slot == tempNode->pageTxTime.slot))
2240 DU_LOG("\nERROR --> SCH : schAddPagingIndtoList() : Slot[%d] is already present in the list", recvdNode->pageTxTime.slot);
2245 CM_LLIST_NEXT_NODE(storedPageList, firstNodeOfList);
2249 if(!firstNodeOfList)
2251 cmLListAdd2Tail(storedPageList, currentNodeInfo);
2253 DU_LOG("\nDEBUG --> SCH : Paging information is stored successfully for PF:%d, Slot:%d",\
2254 recvdNode->pageTxTime.sfn, recvdNode->pageTxTime.slot);
2258 /****************************************************************************
2260 * @brief Process paging indication at SCH recevied form MAC
2264 * Function : SchProcPagingInd
2266 * Functionality: Process paging indication at SCH recevied form MAC
2268 * @params[in] Pst *pst, SchPageInd *pageInd
2272 *************************************************************************/
2273 uint8_t SchProcPagingInd(Pst *pst, SchPageInd *pageInd)
2275 uint8_t ret = RFAILED;
2276 uint16_t cellIdx = 0;
2277 Inst inst = pst->dstInst - SCH_INST_START;
2278 SchCellCb *cellCb = NULLP;
2279 SchPageInfo *pageInfo = NULLP;
2283 DU_LOG("\nDEBUG --> SCH : Received paging indication from MAC for cellId[%d]",\
2287 for(cellIdx = 0; cellIdx < MAX_NUM_CELL; cellIdx++)
2289 if((schCb[inst].cells[cellIdx]) && (schCb[inst].cells[cellIdx]->cellId == pageInd->cellId))
2291 cellCb = schCb[inst].cells[cellIdx];
2297 if(pageInd->i_s > cellCb->cellCfg.dlCfgCommon.schPcchCfg.numPO)
2299 DU_LOG("\nERROR --> SCH : SchProcPagingInd(): i_s should not be greater than number of paging occasion");
2303 SCH_ALLOC(pageInfo, sizeof(SchPageInfo));
2306 pageInfo->pf = pageInd->pf;
2307 pageInfo->i_s = pageInd->i_s;
2308 pageInfo->pageTxTime.cellId = pageInd->cellId;
2309 pageInfo->pageTxTime.sfn = (pageInd->pf + cellCb->pageCb.pagMonOcc[pageInd->i_s].frameOffset) % MAX_SFN;
2310 pageInfo->pageTxTime.slot = cellCb->pageCb.pagMonOcc[pageInd->i_s].pagingOccSlot;
2311 pageInfo->mcs = DEFAULT_MCS;
2312 pageInfo->msgLen = pageInd->pduLen;
2313 SCH_ALLOC(pageInfo->pagePdu, pageInfo->msgLen);
2314 if(!pageInfo->pagePdu)
2316 DU_LOG("\nERROR --> SCH : SchProcPagingInd(): Failed to allocate memory");
2320 memcpy(pageInfo->pagePdu, pageInd->pagePdu, pageInfo->msgLen);
2321 ret = schAddPagingIndtoList(&cellCb->pageCb.pageIndInfoRecord[pageInfo->pageTxTime.sfn], pageInfo);
2324 DU_LOG("\nERROR --> SCH : SchProcPagingInd(): Failed to store paging record");
2330 DU_LOG("\nERROR --> SCH : SchProcPagingInd(): Failed to allocate memory");
2336 DU_LOG("\nERROR --> SCH : Cell ID [%d] not found", pageInd->cellId);
2338 SCH_FREE(pageInd->pagePdu, pageInd->pduLen);
2339 SCH_FREE(pageInd, sizeof(SchPageInd));
2343 DU_LOG("\nERROR --> SCH : SchProcPagingInd(): Received null pointer");
2349 /***********************************************************
2351 * Func : SchFillCfmPst
2354 * Desc : Fills the Confirmation Post Structure cfmPst using the reqPst
2355 * and the cfm->hdr.response.
2362 * File : rg_sch_lmm.c
2364 **********************************************************/
2374 inst = (reqPst->dstInst - SCH_INST_START);
2376 cfmPst->srcEnt = ENTMAC;
2377 cfmPst->srcInst = (Inst) 1;
2378 cfmPst->srcProcId = schCb[inst].schInit.procId;
2379 cfmPst->dstEnt = ENTMAC;
2380 cfmPst->dstInst = (Inst) 0;
2381 cfmPst->dstProcId = reqPst->srcProcId;
2383 cfmPst->selector = cfm->hdr.response.selector;
2384 cfmPst->region = cfm->hdr.response.mem.region;
2385 cfmPst->pool = cfm->hdr.response.mem.pool;
2390 /**********************************************************************
2392 **********************************************************************/